



Intel® 845GV Scalable Performance Board

Development Kit User's Manual

February 2003

Order Number: 273830-001



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® 845GV Scalable Performance Board may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document and the software described in it are furnished under license and may only be used or copied in accordance with the terms of the license. The information in this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document. Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

AlertVIEW, AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Connect, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, LANDesk, LanRover, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, Shiva, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, Trillium, VoiceBrick, Vtune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © Intel Corporation, 2003

Contents

1	About This Manual	7
1.1	Content Overview	7
1.2	Text Conventions	8
1.3	Support Options	9
1.3.1	Electronic Support Systems.....	9
1.4	Product Literature	9
1.5	Related Documents	10
2	Getting Started.....	11
2.1	Overview	11
2.1.1	Baseboard Features	11
2.2	Included Hardware.....	13
2.3	Software Key Features	13
2.3.1	AMI BIOS.....	13
2.3.2	Windows XP Embedded* (CD Included).....	14
2.4	Before You Begin.....	15
2.5	Setting Up the Evaluation Board.....	16
2.6	Configuring the BIOS.....	18
3	Theory of Operation	19
3.1	Block Diagram	19
3.2	Major Features.....	20
3.3	Mechanical Diagram	21
3.4	Thermal Management.....	21
3.5	System Operation	21
3.5.1	Intel® Celeron® processor	22
3.5.2	Intel® Pentium® 4 Processor	22
3.5.3	Intel® 845GV Chipset.....	24
3.5.3.1	Graphics and Memory Controller Hub (GMCH)	24
3.5.3.2	Hub Interface	24
3.5.3.3	I/O Controller Hub (ICH4)	25
3.5.3.4	Firmware Hub (FWH).....	25
3.5.4	System Memory	26
3.5.4.1	DDR SDRAM	26
3.5.4.2	PC133 SDRAM	26
3.5.5	Boot ROM	26
3.5.6	System I/O	26
3.5.6.1	PCI-LAN- USB-Audio.....	27
3.5.6.2	Floppy Disk Drive Support	27
3.5.6.3	IDE Support	27
3.5.6.4	RS-232 Serial Ports	27
3.5.6.5	IEEE 1284 Parallel Port	27
3.5.6.6	USB Ports	27
3.5.6.7	VGA Connector.....	28
3.5.6.8	Audio Subsystem	28
3.5.6.9	Keyboard/Mouse.....	28
3.5.7	Expansion Connectors.....	28

3.5.7.1	32-bit/33-MHz PCI Connectors	28
3.5.7.2	CNR Connectors	28
3.5.8	Voltage Monitoring	28
3.5.9	Post Code Debugger	28
3.5.10	Clock Generation	28
3.5.10.1	System Clocks	29
3.6	Power Management Model	29
3.6.1	Power Supply Requirements	29
3.6.2	Transition to S1 or S3	29
3.6.3	Transition to S4	29
3.6.4	Transition to S5	29
3.6.5	Transition to Full-On	30
3.7	Battery Requirements	30
4	Hardware Reference	31
4.1	Thermal Management	31
4.2	Board Debugging	31
4.2.1	In Target Probe (ITP)	31
4.2.2	USB Debug Port	31
4.2.3	Port 80h	31
4.2.4	Digital Video Debug Port	32
4.2.5	Board Mounted Power Control and Reset Switches	32
4.2.6	Power LEDs	33
4.3	Connector Pinouts	33
4.4	Jumper Functions	34
4.5	Header Functions	35
4.5.1	ATX12V Power Connector	36
4.5.2	Enhanced IDE Pinout	37
4.5.2.1	Fan Connectors	37
4.5.3	COM Ports	38
4.5.4	VGA Adapter Connector	38
4.6	LED Functions	39
5	BIOS Information	41
A	Bill Of Materials	43
B	Schematics	57

Figures

1	Block Diagram	19
2	Back Panel I/O Connectors	27
3	Motherboard Layout	33

Tables

1	Related Documents	10
2	Feature Table	20
3	Digital Video Debug Port Connector (J6C1)	32

4	Jumper Definitions	34
5	Header Definitions	35
6	Power Connector (J2J3)	36
7	+12V Power Connector (J5C1)	36
8	EIDE Connector Pinout (J6H1 and J6H2)	37
9	Fan Connectors	37
10	COM Ports	38
11	VGA Adapter Connector (J1H1)	38
12	LED Definitions	39
13	Bill of Materials for Intel Manufactured Parts	43
14	Bill of Materials for Third Party Manufactured Parts	43

Revision History

Date	Revision	Description
February 2003	001	Initial release of this document

About This Manual

1

This user's manual describes the use of the Intel® Celeron® processor in the 478 Pin Package and Intel® 845GV Chipset development kit. This manual has been written for OEMs, system evaluators and network appliance developers. All jumpers, headers, and LED functions and their locations on the board, along with subsystem features and POST codes, are defined in this document. The design schematics are at the end of this document.

For the latest information about the Intel® 845GV Scalable Performance Board reference platform, visit:

<http://developer.intel.com/design/intarch/devkits/index.htm>

Features of the scalable reference platform include:

- Scalable performance using the Intel® Pentium® 4 or Celeron processor in the 478 pin package.
 - This design supports the Celeron processor and the Pentium 4 processor (available separately) in the 478 Pin Package. The correct processor voltage is automatically detected by the system board.
 - The processors have on-board Level 2 cache of 128 Kbytes for the Celeron processor and 512 Kbytes for the Pentium 4 processor. The onboard cache enhances performance for applications requiring high throughput and excellent data handling. This increases performance by lowering memory latencies and making sure the processor does not have to wait for the next data or instruction segment.
- Versatile networking and I/O capabilities:
 - One Ethernet port
 - Six USB ports
 - Two COM ports
 - Three PCI slots for ease of connectivity to the PCI bus
- 128 Mbytes of DDR266 memory (expandable to 2 GBytes)
- Support for up to four standard IDE hard disk drives

1.1 Content Overview

Chapter 1, “About This Manual” — This chapter contains a description of conventions used in this manual. The last few sections tell you how to obtain literature and contact customer support.

Chapter 2, “Getting Started” — Provides complete instructions on how to configure the evaluation board and processor assembly by setting jumpers, connecting peripherals, providing power, and configuring the BIOS.

Chapter 3, “Theory of Operation” — This chapter provides information on the system design.

[Chapter 4, “Hardware Reference”](#) — This chapter provides a description of jumper settings and functions, board debug capabilities, and pinout information for connectors.

[Chapter 5, “BIOS Information”](#) — This chapter provides information on the Port 80 values as well as configuring the BIOS for your system. A summary of all BIOS menu options is provided.

[Appendix A, “Bill Of Materials”](#) — This appendix contains the bill of materials for the evaluation board.

[Appendix B, “Schematics”](#) — This appendix contains schematics for selected connectors and subsystems for the evaluation board.

1.2 Text Conventions

The following notations may be used throughout this manual.

#	The pound symbol (#) appended to a signal name indicates that the signal is active low.																								
Variables	Variables are shown in italics. Variables must be replaced with correct values.																								
Instructions	Instruction mnemonics are shown in uppercase. When you are programming, instructions are not case-sensitive. You may use either upper- or lowercase.																								
Numbers	Hexadecimal numbers are represented by a string of hexadecimal digits followed by the character <i>H</i> . A zero prefix is added to numbers that begin with <i>A</i> through <i>F</i> . (For example, <i>FF</i> is shown as <i>0FFH</i> .) Decimal and binary numbers are represented by their customary notations. (That is, 255 is a decimal number and 1111 1111 is a binary number. In some cases, the letter <i>B</i> is added for clarity.)																								
Units of Measure	<p>The following abbreviations are used to represent units of measure:</p> <table> <tr><td>A</td><td>amps, amperes</td></tr> <tr><td>Gbyte</td><td>gigabytes</td></tr> <tr><td>Kbyte</td><td>kilobytes</td></tr> <tr><td>KW</td><td>kilo-ohms</td></tr> <tr><td>mA</td><td>milliamps, milliamperes</td></tr> <tr><td>Mbyte</td><td>megabytes</td></tr> <tr><td>MHz</td><td>megahertz</td></tr> <tr><td>ms</td><td>milliseconds</td></tr> <tr><td>mW</td><td>milliwatts</td></tr> <tr><td>ns</td><td>nanoseconds</td></tr> <tr><td>pF</td><td>picofarads</td></tr> <tr><td>W</td><td>watts</td></tr> </table>	A	amps, amperes	Gbyte	gigabytes	Kbyte	kilobytes	KW	kilo-ohms	mA	milliamps, milliamperes	Mbyte	megabytes	MHz	megahertz	ms	milliseconds	mW	milliwatts	ns	nanoseconds	pF	picofarads	W	watts
A	amps, amperes																								
Gbyte	gigabytes																								
Kbyte	kilobytes																								
KW	kilo-ohms																								
mA	milliamps, milliamperes																								
Mbyte	megabytes																								
MHz	megahertz																								
ms	milliseconds																								
mW	milliwatts																								
ns	nanoseconds																								
pF	picofarads																								
W	watts																								

V	volts
mA	microamps, microamperes
mF	microfarads
ms	microseconds
mW	microwatts

Signal Names

Signal names are shown in uppercase. When several signals share a common name, an individual signal is represented by the signal name followed by a number, while the group is represented by the signal name followed by a variable (n). For example, the lower chip-select signals are named CS0#, CS1#, CS2#, and so on; they are collectively called CS n #. A pound symbol (#) appended to a signal name identifies an active-low signal. Port pins are represented by the port abbreviation, a period, and the pin number (e.g., P1.0).

1.3 Support Options

1.3.1 Electronic Support Systems

Intel's site on the World Wide Web (<http://www.intel.com/>) provides up-to-date technical information and product support. This information is available 24 hours per day, 7 days per week, providing technical information whenever you need it.

Product documentation is provided online in a variety of web-friendly formats at:

<http://developer.intel.com/design/litcentr/index.htm>

For additional Windows XP Embedded OS information from Microsoft*, please visit:

<http://www.microsoft.com/windows/embedded/xp/default.asp>

1.4 Product Literature

You can order product literature from the following Intel literature centers.

1-800-548-4725	U.S. and Canada
708-296-9333	U.S. (from overseas)
44(0)1793-431155	Europe (U.K.)
44(0)1793-421333	Germany
44(0)1793-421777	France
81(0)120-47-88-32	Japan (fax only)

1.5 Related Documents

Table 1. Related Documents

Document Title	Order Number
Intel® Celeron® Processor on .13 Micron Process in the 478-Pin Package Datasheet	251748
Intel® Celeron® Processor in the 478-Pin Package Specification Update	290749
Intel® Pentium® 4 Processor with 512-KB L2 Cache on 0.13 Micron Process at 2 GHz - 3.06 GHz Datasheet	298643
Intel® Pentium® 4 processor Specification Update	249199
Intel® Pentium® 4 Processor 478-Pin Socket Design Guidelines	249890
Intel® Pentium® 4 Processor for Embedded Applications Thermal Design Guide	273704
Intel® Pentium® 4 Processor-M for Applied Computing Thermal Design Guide	273729
Intel® 845G/845GL/845GV Chipset Datasheet	290746
Intel® 845G/845GL/845GV Chipset Specification Update	298657
Intel® 82801DB I/O Controller Hub 4 (ICH4) Datasheet	290744
Intel® 82801DB I/O Controller Hub 4 (ICH4) Specification Update	290745
Intel® 82802AB/82802AC Firmware Hub (FWH)	290658
Intel® Pentium® 4 Processor in 478-pin Package and Intel® 845G/845GL/845GV Chipset Platform Design Guide	298654
Intel® 845G/845GL/845GV Chipset Thermal Design Guide: Intel® 82845G/82845GL/82845GV GMCH Thermal and Mechanical Design Guidelines	298655
Intel® 82801DB I/O Controller Hub 4 (ICH4): Thermal and Mechanical Design Guidelines	298651
AP-485 Intel® Processor Identification and the CPUID Instruction	241618
P6 Family of Processors - Hardware Developer's Manual	244001
IA-32 Intel® Architecture Software Developer's Manual Volume 1: Basic Architecture	245470
The IA-32 Intel® Architecture Software Developer's Manual, Volume 2: Instruction Set Reference	245471
The IA-32 Intel® Architecture Software Developer's Manual, Volume 3: System Programming Guide	245472
IA-32 Intel® Architecture Software Developer's Manual Documentation Changes	252046
Intel® 82801DB (ICH4), Intel® 82801CA (ICH3), 82801BA (ICH2), 82801AA (ICH), and 82801AB (ICH0) IDE Controller Programmer's Reference Manual	298600
Intel® I/O Controller Hub 4 (ICH4) Enhanced Host Controller Interface (EHCI) Programmer's Reference Manual	298656
Intel® 82802 Firmware Hub Random Number Generator: Programmer's Reference Manual	298029
Design Recommendations for Display Compatibility on Intel® Integrated Graphics Chipsets Application Note	251936
AP-728 Intel® ICH Family Real Time Clock (RTC) Accuracy and Considerations under Test Conditions	292276

Getting Started

2

This chapter identifies the evaluation kit's key components, features and specifications. It also tells you how to set up the board for operation.

2.1 Overview

The evaluation board consists of a baseboard (with one Intel® Celeron® processor at 2.0 GHz populated), 845GV chipset, and other system board components and peripheral connectors.

Note: The evaluation board is shipped as an open system allowing for maximum flexibility in changing hardware configuration and peripherals. Since the board is not in a protective chassis, take extra precaution when handling and operating the system.

2.1.1 Baseboard Features

The Intel® 845GV Scalable Performance Board features are summarized below:

CPU

- Supports Intel Celeron processors (2.0 GHz and above) in the 478-pin micro Pin Grid Array (mPGA) package
- Supports Intel® Pentium® 4 Processors in the 478-pin micro Pin Grid Array (mPGA) package
- Supports a 400 MHz and 533 MHz System Bus

Intel 845GV Chipset

- 82845GV Graphics and Memory Controller Hub (GMCH)
- 82801DB I/O Controller Hub 4 (ICH4)
- 82802AC8 Firmware Hub (FWH)
- Supports Ultra ATA 100/66/33 IDE protocol
- Supports integrated graphics based on Intel's Extreme Graphics architecture

Memory Support

- DDR200 and DDR266 system memory interface
- Two 184-pin DIMM slots support DDR SDRAM (unbuffered, non-ECC) modules
- Supports 32-Mbyte to 2-Gbyte using 64 Mbit/128 Mbit/256 Mbit/512 Mbit technology

Flash System BIOS ROM

- AMI system BIOS

Power Supply/Management

- ATX12V* power supply connector

- Heceta 4* Voltage Monitoring system
- Stop clock grant and halt special cycle translation from the host to the hub interface

System I/O

- One floppy connector supporting up to 2.88 Mbytes, and three-mode floppy drives
- Two Ultra ATA* 100/66/33 IDE connectors supporting up to four IDE devices
- Built-in standard/EPP/ECP parallel port connector
- One built-in 16550 fast UART compatible serial port connector
- Six built-in Universal Serial Bus (USB) 2.0 ports
- Built-in PS/2-style keyboard and PS/2 mouse (6-pin mini-DIN) connectors
- One built-in VGA connector
- Built-in integrated network connector
- Built-in audio connectors (Line-in, Line-out, MIC-in) with Yamaha* Audio CODEC
- Built-in audio line-in headers (CD IN and AUX IN)

Peripheral Connectors

- Three PCI expansion slots
- One Communication Network Riser (CNR) slot

Debug Features

- Built-in TAP connector for In-Target Probe
- On-board Port 80 display
- Digital Video Debug port

Miscellaneous Features

- Micro ATX form factor
- Built-in SMBus header
- Built-in standard IrDA TX/RX header
- Built-in Wake On LAN (WOL) header
- Three built-in FAN power connectors (Rear Chassis Fan, CPU Fan, Front Chassis Fan)
- Power/Reset buttons
- Jumper to select FSB clock (100 or 133 MHz)
- Jumper to clear CMOS

2.2 Included Hardware

The following hardware is included in your development kit

- Intel 845GV Scalable Performance Board system platform
- One 2.0 GHz Intel Celeron processor in the 478 pin package
- One fan and heatsink (fansink) thermal solution
- One 128-Mbyte DDR200/266 non-registered DIMM system memory
- Programmed Intel Firmware Hub (N82802AC8)
- Type 2032, socketed 3V Lithium coin cell battery
- Windows XP* Embedded OS compact disc
- Compact disc containing necessary Windows* OS drivers

2.3 Software Key Features

The software in the kit was chosen to facilitate development of real-time applications based on the components used in the evaluation board. The software tools included in your kit are described in this section.

Note: Software in the kit is provided free by the vendor and is only licensed for evaluation purposes. Refer to the documentation in your evaluation kit for further details on any terms and conditions that may be applicable to the granted licenses. Customers using the tools that work with Microsoft* products must license those products. Any targets created by those tools should also have appropriate licenses. Software included in the kit is subject to change.

Refer to <http://developer.intel.com/design/intarch/devkits> for details on additional software from other third-party vendors.

2.3.1 AMI BIOS

The Intel® 845GV Scalable Performance Board Development Kit ships pre-installed with AMI BIOS* pre-boot firmware from AMI. AMI BIOS provides an industry-standard BIOS platform to run any standard operating system, including DOS*, Windows* NT, NT Embedded*, Windows 95/98/2000/XP, XP Embedded*, Windows CE*, QNX*, VxWorks*, and Linux* among others. The AMI BIOS Application Kit (available through AMI) includes complete source code, a reference manual, and a Windows-based expert system, BIOSStart*, to enable easy and rapid configuration of customized firmware for your Intel 845GV Scalable Performance Board Development Kit.

The following features of AMI BIOS have been enabled in the Intel® 845GV Scalable Performance Board Development Kit:

- DDR SDRAM detection, configuration, and initialization
- Intel® 845GV chipset configuration
- Post codes displayed to port 80H
- Two serial ports, one EPP/ECP parallel port
- PCI bus and device enumeration and configuration

- Integrated video configuration and initialization
- SMC LPC Super I/O programming
- Celeron and Pentium 4 Processor microcode update
- Integrated debugger
- Burn-in diagnostics
- Console redirection
- Manufacturing mode

2.3.2 Windows XP Embedded* (CD Included)

Windows XP Embedded enables rapid development of full-featured connected devices.

Windows XP Embedded is the componentized version of the desktop operating system, enabling rapid development of full-featured connected devices. Based on the same binaries as Windows XP Professional, Windows XP Embedded enables embedded developers to individually select only the features they need for customized, reduced-footprint embedded devices.

Windows XP Embedded with Service Pack 1 also includes componentized features and technologies from Windows XP Professional Service Pack 1. It incorporates the latest embedded-enabling capabilities such as headless support and flexible boot and storage options, such as Remote Boot. In addition, Windows XP Embedded contains the Windows Embedded Studio toolset, which provides access to the componentized Windows technologies and enables developers to rapidly configure, build, and deploy designs.

Information on building a Windows XP Embedded image is not contained within this manual. For a complete step-by-step guide on building the image, please visit Microsoft's Windows XP Embedded support site:

<http://www.microsoft.com/windows/Embedded/xp/techinfo/howto/stepguide/default.asp>

2.4 Before You Begin

Before you set up and configure your evaluation board, you may want to gather some additional hardware and software.

VGA Monitor: You can use any standard VGA or multi-resolution monitor. The setup instructions in this chapter assume that you are using a standard VGA monitor.

Keyboard: You need a keyboard with a PS/2-style or USB.

Mouse: You need a mouse with a PS/2-style or USB.

Hard Drives, Floppy Drives, and Compact Disk Drives: You can connect up to four IDE drives and two floppy drives to the evaluation board. Two devices (master and slave) can be attached to each IDE connector. A compact disk drive will be required to load the OS. No hard drives or cables are included in your kit; you will need to provide the drives and cables as necessary. You may have all these storage devices attached to the board at the same time.

Video Adapter: You can use the integrated video adapter supplied with your kit, or you can choose to install a PCI video adapter. It is your responsibility to install the correct driver software for any video adapters. Check the BIOS for the proper video settings. See [Chapter 5, “BIOS Information”](#) for more information.

Network Adapter: A network interface is populated in the evaluation kit. The network interface will not be operational until after all the necessary drivers have been installed. You may use a different network card other than the interface populated in the kit; you are responsible for installing the correct drivers for such a network card. The evaluation board supports all standard PCI-compatible network cards. You must supply a network cable to connect to the LAN connector or any other network card you chose to install.

Power Supply: You must use an ATX12V power supply with a minimum of 250W support.

Other Devices and Adapters: The evaluation board functions much like a standard desktop computer motherboard. Most PC-compatible peripherals can be attached and configured to work with the evaluation board. For example, you may want to install a sound card.

2.5 Setting Up the Evaluation Board

Once you have gathered the hardware described in [Section 2.4](#), follow the steps below to set up your evaluation board. This manual assumes you are familiar with the basic concepts involved with installing and configuring hardware for a personal computer system.

1. Create a safe work environment.

Make sure you are in a static-free environment before removing any components from their anti-static packaging. The evaluation board is susceptible to electrostatic discharge damage, and such damage may cause product failure or unpredictable operation.

2. Inspect the contents of your kit.

Check for damage that may have occurred during shipment. Contact your sales representative if any items are missing or damaged.

Caution: Connecting the wrong cable or reversing the cable can damage the evaluation board and may damage the device being connected. Since the board is not in a protective chassis, use caution when connecting cables to this product.

Note: The evaluation board is a standard micro-ATX form factor. An ATX chassis may be used if a protected environment is desired.

3. Check the jumper settings.

J9J1 is used to clear the CMOS memory (pin 2 and 3). Make sure this jumper is set for normal operation (jumper pins 1 and 2). Refer to [Section 4.4, “Jumper Functions” on page 34](#).

4. Check the Front Side Bus (FSB) settings.

Make sure the FSB and VID jumpers are configured to the correct FSB. Jumper settings are shown in [Section 4.4, “Jumper Functions” on page 34](#).

5. Make sure the following hardware is populated on your evaluation board:

- One 2.0 GHz Intel Celeron processor
- One 128-Mbyte DDR SDRAM DIMM (184-pin)
- One fansink (thermal solution)

6. Install an IDE hard disk drive and CD-ROM drive:

The evaluation board supports Primary and Secondary IDE interfaces that can each host one or two devices (master/slave). When you are using multiple devices, such as a hard disk and a CD-ROM drive, make sure the hard disk drive has a jumper in the master position and the CD-ROM has a jumper in the slave position. When using a single IDE device with the evaluation board, ensure that the jumpers are set correctly for single drive operation. For jumper settings for different configurations, consult the drive's documentation. For more information, refer to [Section 3.4.6.2](#).

- Connect the hard drive's IDE cable connector to the IDE1 connector on the evaluation board.
- Connect the other end of the cable to the hard disk drive.
- Connect a power cable to the hard drive.

Caution: Make sure the tracer on the ribbon cable is aligned with pin 1 on both the hard disk and the IDE connector header. Connecting the cable backwards can damage the evaluation board or the hard disk.

Note: The Windows XP Embedded CD is only an imaging disk. See [Section 2.3.2, “Windows XP Embedded* \(CD Included\)” on page 14](#) for additional information on creating the Windows XP Embedded image.

7. Connect any additional storage devices to the evaluation board.
8. Connect a Floppy drive (optional).
 - Insert a floppy cable into FDC1 (be sure to orient pin 1 correctly).
 - Connect the other end of the ribbon cable to the floppy drive.
 - Connect a power cable to the floppy drive.
9. Connect the keyboard and mouse.

Connect a PS/2-style or USB mouse and keyboard (see [Figure 3 on page 33](#) for connector locations).

Note: U1A1 (on the baseboard) is a stacked PS/2 connector. The bottom connector is for the keyboard and the top is for the mouse.

10. Connect an Ethernet adapter (optional).
11. Connect the audio speakers (optional).

For audio, connect the audio speakers to the on-board line out connector.
12. Connect the power supply.

Connect an ATX12 power supply to the evaluation board. Make sure the power supply is not plugged into the wall (turned off). Insert the ATX board connector of the power supply cord into the J2J3 power supply header on the evaluation board. Insert the +12 V power connector of the power supply cord into the J5C1 +12 V header on the evaluation board. After connecting the power supply board connectors, plug the power supply cord into the wall.
13. Power up the board.

Power and reset are implemented on the evaluation board through buttons located on J9J2 and J8J2, respectively.

Turn on the power to the monitor and evaluation board. Ensure that the fansink on the processor is operating.

2.6 Configuring the BIOS

AMI's BIOS is pre-loaded on the evaluation board. You may need to make changes to the BIOS to enable hard disks, floppy disks and other supported features. You can use the Setup program to modify BIOS settings and control the special features of the system. Setup options are configured through a menu-driven user interface. [Chapter 5, "BIOS Information"](#) contains a description of BIOS options. BIOS updates may periodically be posted to Intel's Developers' Web site at:

<http://developer.intel.com/design/intarch/devkits/>

3.2 Major Features

The following table provides a list of the major features present on the Celeron processor in the 478 Pin Package and 845GV Chipset development kit.

Table 2. Feature Table

Feature	Customer Reference Board Implementation	Comments
Processor	Intel Celeron Processor in the 478 Pin Package	<ul style="list-style-type: none"> • 400 MHz and 533 MHz System Bus
Chipset	845GV GMCH (Graphic Memory Controller Hub)	<ul style="list-style-type: none"> • 824 pad footprint (supports both 788 and 760 ball package) • AGTL+ Bus Driver Technology
ICH4	Intel ICH4 (I/O Controller Hub)	<ul style="list-style-type: none"> • 421 Ball EBGA Package
Memory	DDR SDRAM	<ul style="list-style-type: none"> • 2 DIMM Slots • Supports up to 512 Mbit Technology (2.5 V) • Supports DDR200 and DDR266 • No ECC Support
Graphics	Integrated Graphics	<ul style="list-style-type: none"> • Onboard digital debug port
PCI	3 Slots	<ul style="list-style-type: none"> • 33MHz PCI Bus • PCI Revision 2.2 Specification • PCI Slot 1 can be used for Moon ISA • PCI Slot 2 shares I/O Slot with CNR
LAN	82562EM	<ul style="list-style-type: none"> • Additional Codecs through CNR
IDE	UltraATA 33/66/100	<ul style="list-style-type: none"> • 2 Channels, 4 Devices
USB	6 USB Ports	<ul style="list-style-type: none"> • 2 Front, 3 Back, and 1 through CNR • 2.0 Compatible along with 1.1 support • USB Debug through Port 0
AC'97	Audio Codec	<ul style="list-style-type: none"> • 2.1 Compliant
Heceta 4	Voltage Monitoring system	<ul style="list-style-type: none"> • +5 V, +12 V, +3.3 V, +1.5 V, +VCCP, +3.3 VSB
Clock	CK_408	<ul style="list-style-type: none"> • System Clock
SIO	LPC SMSC X	<ul style="list-style-type: none"> • Parallel port • Serial port • Floppy controller • Keyboard/Mouse • SMSC LPC47M142–NC (Part Number)
Power Management	S1, S3, S4, S5 States	<ul style="list-style-type: none"> • ACPI 1.0 Compliant
Debug	TAP Connector For In-Target Probe	<ul style="list-style-type: none"> • ITP32F Flex Connector
Form Factor	uATX	<ul style="list-style-type: none"> • Micro ATX Core, board is 9.6" x 9.6"
Power Supply	ATX12V	<ul style="list-style-type: none"> • 250 W minimum

3.3 Mechanical Diagram

The evaluation board conforms to the micro-ATX form factor. For extra protection in a development environment, you may want to install the evaluation board in an ATX chassis. The evaluation board has three 32 bit/33 MHz PCI connectors, one CNR connector, and two DDR SDRAM DIMM connectors. The system I/O connectors are in the rear of the board.

3.4 Thermal Management

The objective of thermal management is to ensure that the temperature of each component is maintained within specified functional limits. The functional temperature limit is the range within which the electrical circuits can be expected to meet their specified performance requirements.

Operation outside the functional limit can degrade system performance and cause reliability problems.

The development kit is shipped with a heatsink/fan thermal solution pre-installed on the processor. This thermal solution has been tested in an open-air environment at room temperature and is sufficient for evaluation purposes. The designer must ensure that adequate thermal management is provided for any customer-derived designs.

3.5 System Operation

The Intel® 845GV Scalable Performance Board Development Kit is designed to support Intel Celeron processors and Intel Pentium 4 Processors in the 478-pin micro Pin Grid Array (mPGA) package. The 845GV chipset includes the GMCH, ICH4, and the FWH.

3.5.1 Intel® Celeron® processor

The Intel Celeron processor on .13 micron process in the 478-pin package expands Intel's processor family into the value-priced PC market segment. Intel Celeron processors provide the value customer the capability to connect to the Internet, and utilize educational programs, home-office software, and productivity applications for an affordable cost. All Celeron processors include an integrated L2 cache, and are built on Intel's advanced CMOS process technology.

- Binary compatible with applications running on previous members of the Intel microprocessor line
- System bus frequency at 400 MHz
- Rapid Execution Engine: Arithmetic Logic Units (ALUs) run at twice the processor core frequency
- Hyper Pipelined Technology
- Advanced Dynamic Execution
 - Very deep out-of-order execution
 - Enhanced branch prediction
- 8 KByte Level 1 data cache
- Level 1 Execution Trace Cache stores 12K micro-ops and removes decoder latency from main execution loops
- 128 KB Advanced Transfer Cache (on-die, full speed Level 2 (L2) cache) with Error Correction Code (ECC)
- 144 Streaming SIMD Extensions 2 (SSE2) Instructions
- Power Management capabilities
 - System Management mode
 - Multiple low-power states
- Optimized for 32-bit applications running on advanced 32-bit operating systems

3.5.2 Intel® Pentium® 4 Processor

The Intel Pentium 4 Processor with 512 KB L2 cache on 0.13 micron process is designed for high-performance desktops and entry level workstations. It is binary compatible with previous Intel Architecture processors. The Pentium 4 Processor provides great performance for applications running on operating systems such as Microsoft® Windows 98®, Windows Me®, Windows 2000®, Windows XP®, and UNIX®. This is achieved by the Intel® NetBurst™ microarchitecture, which brings a new level of performance for system buyers. The Pentium 4 Processor extends the power of the Pentium III processor with performance headroom for advanced audio and video internet capabilities. Systems based on Pentium 4 processors also include the latest features to simplify system management and lower the total cost of ownership for large and small business environments.

- Binary compatible with applications running on previous members of the Intel microprocessor line
- Intel® NetBurst™ microarchitecture
- System bus frequency at 400 MHz and 533 MHz

- Rapid Execution Engine: Arithmetic Logic Units (ALUs) run at twice the processor core frequency
- Hyper Pipelined Technology
 - Advance Dynamic Execution
 - Very deep out-of-order execution
- Enhanced branch prediction
- Level 1 Execution Trace Cache stores 12-K micro-ops and removes decoder latency from main execution loops
- 8-KByte Level 1 data cache
- 512-KByte Advanced Transfer Cache (on-die, full-speed Level 2 (L2) cache) with 8-way associativity and Error Correcting Code (ECC)
- 144 Streaming SIMD Extensions 2 (SSE2) instructions
- Enhanced floating point and multimedia unit for enhanced video, audio, encryption, and 3D performance
- Power Management capabilities
 - System Management mode
 - Multiple low-power states
- Optimized for 32-bit applications running on advanced 32-bit operating systems

3.5.3 Intel® 845GV Chipset

3.5.3.1 Graphics and Memory Controller Hub (GMCH)

The 845GV GMCH provides the processor interface (optimized for Intel® Pentium® 4 Processors and Intel® Celeron® processors), DRAM interface, hub interface and internal graphics. It provides flexibility and scalability in graphics and memory subsystem performance. The following sections describe the reference board's implementation of the 845GV GMCH features.

GMCH features:

- 788-pin FC-BGA package
- 400 and 533 MHz Processor System Bus
- 32-bit host bus addressing
- Eight deep in-order queue
- Processor support
 - Celeron® processor in a mPGA478 package
 - Pentium® 4 processor in a mPGA478 package
- System memory controller (DDR implemented)
 - Two DIMM slots
 - 200/266 MHz DDR clock
 - 100/133 MHz SDR clock
- Accelerated hub architecture
- Integrated graphics based on Intel's Extreme Graphics Architecture
 - Directly supports on-board VGA connector
 - Supports resolutions up to 2048 x 1536 @ 60 Hz.
- Digital video out port (not implemented)
 - Operates in single channel and dual channel modes.
 - Maximum single channel resolution of 1600 x 1200 @ 60 Hz
 - Maximum dual channel resolution of 2048 x 1536 @ 60 Hz
 - Supports DVO devices (Flat panel, TV-OUT, etc.)

3.5.3.2 Hub Interface

The 845GV GMCH communicates with the Intel ICH4 via an 8-bit Hub Interface compliant to the Hub Interface Specification Revision 1.5.

3.5.3.3 I/O Controller Hub (ICH4)

The Intel 82801DB I/O Controller Hub (ICH4) is a highly integrated multifunctional I/O controller hub that provides the interface to the PCI bus and integrates many of the functions needed in today's PC platforms. The following sections describe the reference board implementation of the Intel ICH4 features.

ICH4 Features:

- PCI 2.2 with six PCI REQ/GNT pairs
- Eight PCI interrupts
- AC'97 2.2 with seven channel audio support
- LPC interface
- Wake-On-LAN support
- System management
- 24 GPIO signals
- Interrupt controller
- 82C54-based timer
- ACPI 1.0b compliant
- RTC
- 421 BGA package
- Four IDE @ ATA 100 max
- High-speed USB 2.0 host controller supporting all six ports, USB 1.1 compatible
- Enhanced SMBus 2.0 support with slave interface
- Integrated MAC

3.5.3.4 Firmware Hub (FWH)

A socketed 8 Mbit FLASH device is used to store system BIOS and video BIOS, as well as an Intel® Random Number Generator (RNG). A bootblock locking jumper is provided to allow a mechanical means of protecting the bootblock BIOS firmware. All BIOS programming is controlled via software.

FWH Features:

- 32-pin PLCC package
- 8-Mbit flash memory
- Symmetrically-blocked flash memory array (64 Kbyte)
- Pin and register-based block locking
- Integrated hardware RNG
- Single-byte read/write
- Five GPIOs

3.5.4 System Memory

3.5.4.1 DDR SDRAM

The customer reference board supports DDR SDRAM main memory. There are two 184-pin DIMM connectors on the board that supports non-registered, non-ECC, single-sided, or double-sided 200/266 MHz DIMMs. These DIMMs provide the ability to use up to 512 Mbit technology for a maximum of 2.0 GByte system memory. The 845GV GMCH provides support only for DDR unbuffered 184-pin DDR SDRAM. The 845GV GMCH does not support double-sided x16 DDR DIMMS.

Caution: Stand-by voltage is applied to the DIMM sockets when the system is in the S3 state. Therefore, do not insert or remove DIMMs unless the system is unplugged.

3.5.4.2 PC133 SDRAM

The 845GV GMCH also supports up to two 168-pin PC133 SDRAM DIMMs, non-registered, single-sided and/or double-sided, up to a maximum of 2.0 GByte system memory. PC133 SDRAM DIMMs are not implemented on the customer reference board.

3.5.5 Boot ROM


The system boot ROM installed at U9H1 the Intel® FWH, N82802AC8 device. The FWH is socketed and is addressable on the LPC bus off of the ICH4

3.5.6 System I/O

The evaluation board contains the following I/O devices.

- Floppy controller support
- Primary and secondary IDE interface (supports four drives)
- Two serial ports (one on the back panel and one on the front header)
- One parallel port
- Six USB ports (three on the back panel, two on the front header, one through CNR)
- VGA connector
- AC'97 specification compliant audio
- Line Out, Line IN, and MIC IN connectors
- PS/2-style keyboard and mouse ports

Figure 2. Back Panel I/O Connectors



3.5.6.1 PCI-LAN- USB-Audio

The 845GV chipset supports up to six master PCI devices. The board can provide ISA support through the use of jumpers and PCI slot 2 (middle slot). The integrated LAN Connect Interface is routed to either the onboard 82562EM RJ-45 or CNR connector. The six USB 2.0 ports are backward compatible to USB1.1, supporting Hi-Speed, Full-Speed, and Low-Speed devices. Audio has AC'97 2.1 support with three CODECs to support full surround sound (six channel audio) and 20-bit audio.

3.5.6.2 Floppy Disk Drive Support

One 34-pin floppy connector is provided on the evaluation board.

3.5.6.3 IDE Support

The evaluation board supports both a primary and secondary IDE interface via two 40-pin IDE connectors. PRI IDE is the primary interface and SEC IDE is the secondary interface.

There are two IDE channel connectors: primary and secondary. Each channel allows two IDE devices per channel. Supports UltraATA/33/66/100 interfacing.

3.5.6.4 RS-232 Serial Ports

The evaluation board provides one built-in serial port (COM1) and a header for an additional serial port (COM2). COM1 is attached to the back panel I/O connector. COM2 is a header that connects to a serial port cable to provide the additional serial port.

3.5.6.5 IEEE 1284 Parallel Port

One 25-pin DSUB IEEE 1284 parallel port is provided (LPT1).

3.5.6.6 USB Ports

The evaluation board provides three USB connectors on the back panel. Additionally, two USB's are provided in the front headers and one USB is provided through the CNR connector.

3.5.6.7 VGA Connector

This connector is a 15-pin DSUB female connector for output to a monitor.

3.5.6.8 Audio Subsystem

The evaluation board has an integrated (on-board) AC'97 compliant subsystem.

Audio Subsystem Features:

- Line input (back panel)
- Line output (back panel)
- Microphone input (back panel)

3.5.6.9 Keyboard/Mouse

The keyboard and mouse connectors (U1) are PS/2 style, six-pin stacked miniature DSUB connectors. The top connector is for the mouse and the bottom connector is for the keyboard.

3.5.7 Expansion Connectors

The evaluation board contains the following expansion connectors:

- Three PCI 32/33 connectors
- One CNR slot

3.5.7.1 32-bit/33-MHz PCI Connectors

Three industry standard 32-bit/33-MHz PCI connectors (PCI SLOT1, PCI SLOT2, and PCI SLOT3) are provided on the evaluation board.

3.5.7.2 CNR Connectors

One CNR connector is included on the board.

3.5.8 Voltage Monitoring

Heceta 4 provides a voltage monitoring system for fans and voltages of +5 V, +12 V, +3.3 V, +1.5 V, +VCCP, and +3.3 VSB.

3.5.9 Post Code Debugger

An on-board Port 80h display has been implemented on the evaluation board.

3.5.10 Clock Generation

The clock synthesizer on the baseboard generates and distributes the clocks used by the entire system.

The CK_408 generator provides Processor, AGP, GMCH, ICH4, PCI, and USB reference clocks. Clocking for SDRAM is provided by the GMCH.

3.5.10.1 System Clocks

The CK_408 Clock Synthesizer is the primary source of clock generation for most of the clocks on the baseboard. The following clock groups are found on the Intel® 845GV board:

CPU	100 MHz/133 MHz
PCI	33 MHz
SDRAM	100 MHz/133 MHz
3V66	66 MHz (3.3 V)
USB	48 MHz
DOT	48 MHz
REF	14.318 MHz

3.6 Power Management Model

The Intel Pentium 4 Processor in the 478 Pin Package / Northwood Processor and Intel® 845GV Chipset customer reference board supports S1 (Stop Grant), S3 (Suspend to RAM), S4 (Suspend to disk), and S5 (Soft-off) states.

3.6.1 Power Supply Requirements

The Intel® 845GV Scalable Performance Board uses an ATX12V power supply. The 845GV board has a minimum requirement of 250 Watts for proper operation.

3.6.2 Transition to S1 or S3

If enabled, the transition to S1 or S3 from the Full-On state can be accomplished in the following ways:

- The OS will perform the transition through software.
- Pressing the front panel power button for less than four seconds, assuming the OS power management support has been enabled.

3.6.3 Transition to S4

“Wake on S4” (Suspend to disk) is controlled by the Operating System and not the BIOS.

3.6.4 Transition to S5

The transition to S5 is accomplished by the following means:

- Pressing the front panel power button for less than four seconds, if enabled through the OS.

- Pressing the front panel power button for more than four seconds to activate the power button override.

3.6.5 Transition to Full-On

The transition to the Full-On state can be from S1, S3, or S5. The transition from S1 or S3 is a low latency transition that is triggered by one of the following wake events:

- Power management timer expiration
- RTC alarm occurring
- Power button activation
- USB device interrupt
- PME# assertion
- AC'97 link message
- Mouse/Keyboard movement (Applies only to S1 Transition)
- AC Power Loss

For AC power loss, the system operation is defined by register settings in the Intel ICH4. Upon the return of power, a BIOS option, set prior to the power loss, allows the system to either go immediately to the S5 state, or reboot to the Full-On state, no matter what the state prior to the power loss was. External logic for this functionality is not necessary. If the BIOS chooses to remain in the S5 state after AC power loss, only the power button or the RTC alarm can bring the system out of the S5 state. The status of enabled wake events will be lost.

3.7 Battery Requirements

A type 2032, socketed, 3 V lithium coin cell battery is used on this evaluation board.

Hardware Reference

4

This section provides reference information on the hardware, including connector pinout information and jumper settings.

4.1 Thermal Management

The development kit is shipped with a heatsink/fan thermal solution pre-installed on the processor using a clip retention mechanism. This thermal solution has been tested in an open-air environment at room temperature and is sufficient for evaluation purposes. The designer must ensure that adequate thermal management is provided for any customer-derived designs.

For additional thermal design information refer to the following documents:

- Intel® Celeron® Processor on .13 Micron Process in the 478-Pin Package Datasheet (order number 251748)
- Intel® Pentium® 4 Processor with 512-KB L2 Cache on 0.13 Micron Process at 2 GHz - 3.06 GHz Datasheet (order number 298643)
- Intel® Pentium® 4 Processor for Embedded Applications Thermal Design Guide (order number 273704)
- Intel® 845G/845GL/845GV Chipset Thermal Design Guide (order number 298655)

4.2 Board Debugging

4.2.1 In Target Probe (ITP)

The reference board provides a JTAG-compliant test access port (TAP) for attachment of an In-Target Probe (ITP) with a Flex connector. This port is not the USB Debug Port.

4.2.2 USB Debug Port

A high-speed USB 2.0 Debug port is supported through USB Port 0. This supports the elimination of the legacy COM ports.

4.2.3 Port 80h

The reference board provides a Port 80h display down on the CRB. Please refer to [Chapter 5, “BIOS Information”](#) for BIOS POST codes.

4.2.4 Digital Video Debug Port

The Intel® 845GV Scalable Performance Board provides access to all DVO signals via the Digital Video Debug Port.

Table 3. Digital Video Debug Port Connector (J6C1)

DVO Signal Name	Debug Port Pin	DVO Signal Name	Debug Port Pin
DVOB_D0	B63	DVOC_D0	B36
DVOB_D1	A63	DVOC_D1	A36
DVOB_D2	B62	DVOC_D2	B35
DVOB_D3	A62	DVOC_D3	A35
DVOB_D4	B60	DVOC_D4	B33
DVOB_D5	A60	DVOC_D5	A33
DVOB_D6	B57	DVOC_D6	B30
DVOB_D7	A57	DVOC_D7	A30
DVOB_D8	B56	DVOC_D8	B29
DVOB_D9	A56	DVOC_D9	A29
DVOB_D10	B54	DVOC_D10	B27
DVOB_D11	A54	DVOC_D11	A27
DVOB_CLK	B59	DVOC_CLK	B32
DVOB_CLK#	A59	DVOC_CLK#	A32
DVOB_HSYNC	B65	DVOC_HSYNC	B38
DVOB_VSYNC	B65	DVOC_VSYNC	A29
DVOB_BLANK#	B51	DVOC_BLANK#	A38
DVOB_CCLKINT#	A53	DVOC_INTR#	A26
DVOB_FLDSTL	B53	DVOC_FLDSTL	B26
DVOC_RCOMP	N/A	ADDID7	A21
MI2CCLK	B41	ADDID6	B21
MI2CDATA	B46	ADDID5	A20
MDVI CLK	A46	ADDID4	B20
MDVI DATA	A41	ADDID3	A17
MDDC CLK	A51	ADDID2	B17
MDDC DATA	A47	ADDID1	A15
		ADDID0	B15

4.2.5 Board Mounted Power Control and Reset Switches

Two switches are provided on the reference board. A power button is connected in parallel to the front panel header pins and to a reset switch. These buttons provide manual power and reset control when the board is not mounted in a chassis.


4.2.6 Power LEDs

Power LEDs are on the board to indicate when standby and core power is being applied to the planes. When on, they indicate that no devices should be inserted or removed. Please refer to [Section 4.6, “LED Functions” on page 39](#) for LED function definitions.

Caution: Inserting or removing devices when the Standby Power LEDs are “on” could result in device or board damage.

4.3 Connector Pinouts

Figure 3. Motherboard Layout



4.4 Jumper Functions

Table 4. Jumper Definitions

Reference Designator	Function Description	Settings
J6C2	FSB Clock	<ul style="list-style-type: none"> • 1-2 CPU SELECT • 2-3 100 MHz x 4 • EMPTY IS 133MHz x 4
J2J4	Power On	<ul style="list-style-type: none"> • 1-2 Default Setting • 2-3 Force On
J8G1	CONFIG/RECOVER	<ul style="list-style-type: none"> • 1-2 Normal (Default) • 2-3 Configure • Removed (Recovery)
J8B3	MOON ISA REQA/VAUX	<ul style="list-style-type: none"> • 1-2 ISA support • 2-3 (Default) no ISA support
J8C1	MOON ISA IDSEL	<ul style="list-style-type: none"> • 1-2 ISA support • 2-3 (Default) no ISA support
J9D1	AUDIO SDI1/SDI2	<ul style="list-style-type: none"> • 1-2 • 2-3 (Default)
J1F1 J1F2 J1F3 J1F4 J1F5	VID 4 VID 3 VID 2 VID 1 VID 0	<ul style="list-style-type: none"> • 2-3 (Default) • 1-2 (Default) • 1-2 (Default) • 1-2 (Default) • 2-3 (Default)
J9J1	Clear CMOS	<ul style="list-style-type: none"> • 1-2 Normal • 2-3 Clear CMOS
J9J2	Push Button	<ul style="list-style-type: none"> • Power On
J8J2	Push Button	<ul style="list-style-type: none"> • System Reset

4.5 Header Functions

Table 5. Header Definitions

Reference Designator	Function Description
J1B1	Rear Chassis Fan
J1D1	ITP Connector
J2F1	CPU Fan
J2A1	Serial Port
J2J3	Standard Power Connector
J6J1	Floppy Connector
J6C1	Digital Video Debug Port
J5C1	+12 V Power Connector
J6G2	Memory – DIMM 1
J6G1	Memory – DIMM 0
J6H1	Secondary IDE Connector
J6H2	Primary IDE Connector
J6B1	AUX IN
J6B2	CD IN
J8B2	PCI Slot 2
J7B1	PCI Slot 1
J6U1	HI LAI HDR
J9B2	PCI Slot 3
J8A2	Audio Front Panel
J8H1	Front Chassis Fan
J8J1	SMBUS HDR
J8B1	AUDIO TELEPHONY
J7H1	USB Front Panel
J9H2	Front Panel Header
J9B1	CNR
J6D2	POC TOOL HDR

4.5.1 ATX12V Power Connector

Table 6. Power Connector (J2J3)

Pin	Name	Function
1	3.3 V	3.3 V
2	3.3 V	3.3 V
3	GND	Ground
4	+5 V	+5 V VCC
5	GND	Ground
6	+5 V	+5 V VCC
7	GND	Ground
8	PWRGD	Power Good
9	5 VSB	Standby 5 V
10	+12 V	+12 V
11	3.3 V	3.3 V
12	-12 V	-12 V
13	GND	Ground
14	PS_ON#	Soft-off control
15	GND	Ground
16	GND	Ground
17	GND	Ground
18	-5 V	-5 V
19	+5 V	+5 V VCC
20	+5 V	+5 V VCC

Table 7. +12V Power Connector (J5C1)

Pin	Name	Function
1	GND	Ground
2	GND	Ground
3	+12 V	+12 V
4	+12 V	+12 V

4.5.2 Enhanced IDE Pinout

Table 8. EIDE Connector Pinout (J6H1 and J6H2)

Pin	Signal	Pin	Signal
1	Reset IDE	21	DRQ3
2	Ground	22	Ground
3	Host Data 7	23	I/O Write
4	Host to Data 8	24	Ground
5	Host Data 6	25	I/O Read
6	Host Data 9	26	Ground
7	Host Data 5	27	I/O Ch Ready
8	Host Data 10	28	Bale
9	Host Data 4	29	DACK 3
10	Host Data 11	30	Ground
11	Host Data 3	31	IRQ 14
12	Host Data 12	32	I/O CS 16
13	Host Data 2	33	Address One
14	Host Data 13	34	Ground
15	Host Data Or 1	35	Address 0
16	Host Data 14	36	Address 2
17	Host Data 0	37	Chip Select 0
18	Host Data 15	38	Chip Select 1
19	Ground	39	Activity
20	Not Used	40	Ground

4.5.2.1 Fan Connectors

Table 9. Fan Connectors

Pin	Signal
1	GND
2	+12 V
3	Not connected

4.5.3 COM Ports

Table 10. COM Ports

COM 1 and COM 2 (DB 9)	
Pin	Signal
1	DCD
2	RXD
3	TXD
4	DTR
5	GND
6	DSR
7	RTS
8	CTS
9	RI

4.5.4 VGA Adapter Connector

Table 11. VGA Adapter Connector (J1H1)

Pin	Description	Pin	Description	Pin	Description
1	Vid Red	2	Vid Green	3	Vid Blue
4	Not Connected	5	GND	6	GND
7	GND	8	GND	9	5 V Vcc
10	GND	11	Not Connected	12	5 V DDCSDA
13	5 V Hsync	14	5 V Vsync	15	5 V DDCSCL

4.6 LED Functions

Table 12. LED Definitions

Reference Designator	Color	Function
CR5C2	Red	+12 V To CPU Not Connected Indicator
CR7D1	Green	+3.3 V PCI VAUX Indicator
CR9G2	Green/Yellow	Sleep State Indicator
CR8J1	Green	+3.3 V Stand By Indicator
CR7J1	Green	+5 V Stand By
CR1J1	Yellow	PCI RST Indicator
CR8J2	Green	+12 V Indicator
CR8J4	Green	Hard Drive Activity Indicator
CR8J3	Green	+3.3 V VCC Indicator
CR7J2	Green	+5 V VCC Indicator
DS9J1	Red	7 Segment Display (POST Code)
DS9J2	Red	7 Segment Display (POST Code)

This page intentionally left blank.

BIOS Information

5

Please refer to the documentation/CD included in the kit for third party BIOS references.

For AMI BIOS Post codes, please visit: <http://www.ami.com>



This page intentionally left blank.

Bill Of Materials

A

Table 13. Bill of Materials for Intel Manufactured Parts

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
29	1	U6D1	BDG_DDR_2P0_FCBGA	INTEL CORP	RG88BKG QD14
84	1	U9H1	FWH_4M_PLCC	INTEL CORP	N82802AB SB48
91	1	U8F1	ICH4_BGA	INTEL CORP	FW82801DB QC66
101	1	U7A2	KINNERETHPLUS_SSOP	INTEL CORP	DA 82562 EM SL4KN

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 1 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
1	2	J9G1,J9G3	CONN,HDR,1 X 2,PLG,VT,0.1,093 ST,KP PG >	FOXCONN ELECTRONICS, INC.*	HF06021-P1
2	7	J2J1,J2J2,J3J1,J3J2,J8A1,J8H2,J8H3	1X2HDR_TH	WIESON ELECTRONIC*	2100C888-051
3	1	J9H1	1X3HDR2_TH	WIESON ELECTRONIC	2100C888-002
4	14	J1F1-J1F5,J2J4,J6C2,J7D1,J8B3,J8C1,J8G1,J8J1,J9D1,J9J1	1X3HDR_TH	WIESON ELECTRONIC	2100C888-001
5	3	J1B1,J2F1,J8H1	1X3HDR_TH1MT	FOXCONN ELECTRONICS, INC.	HF08030-P1
6	1	J6B1	1X4HDR_COLOR_TH	TYCO ELECTRONICS CORPORATION*	147050-1
7	1	J8B1	1X4HDR_COLOR_TH	TYCO ELECTRONICS CORPORATION	147050-2
8	1	J6B2	1X4HDR_TH1MT	TYCO ELECTRONICS CORPORATION	104450-3
9	1	J2J3	2X10PWR_1MH	FOXCONN ELECTRONICS, INC.	HM25100-P1
10	1	J6J1	2X17HDR3_5_TH	TYCO ELECTRONICS CORPORATION	1364552-1
11	1	J6H1	2X20HDR20_TH	WIESON ELECTRONIC	2120C888-005
12	1	J6H2	2X20HDR20_TH	WIESON ELECTRONIC	2120C888-002
13	1	J6U1	2X25X2MGT_SM	ROBINSON NUGENT	P08-050SL-A-G
14	1	J5C1	2X2HDR_1MH	FOXCONN ELECTRONICS, INC.	HM25020-P1
15	1	J9G2	2X3HDR2_TH	WIESON ELECTRONIC	2100C888-062
16	1	J9H3	2X3HDR4_TH	WIESON ELECTRONIC	2100C888-026
17	1	J9H2	2X5HDR10_TH	WIESON ELECTRONIC	2100C888-003

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 2 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
18	1	J8A2	2X5HDR8_TH	WIESON ELECTRONIC	2100C888-042
19	1	J7H1	2X5HDR9_TH	WIESON ELECTRONIC	2100C888-045
20	3	U1J1,U6C1,U6C2	74AHCT1G08_S M	TEXAS INSTRUMENTS*	SN74AHCT1G08 DBVR
21	1	U9F1	74LVC00A_SM	PHILIPS COMPONENTS	74LVC00AD
22	1	U8B1	78M05C_SOT369	NATIONAL SEMICONDUCTOR	LM78M05CDT
23	1	U9A1	AD1981_PQFP	ANALOG DEVICES	AD1981JST
24	1	RM6C1	AGP_RM_CLIP	FOXCONN ELECTRONICS, INC.	006-0002-939
25	4	J4D1,J4F1,J6D1,J6F1	ANCHOR_CLP_ GHST	FOXCONN ELECTRONICS, INC.	HB96030-DW
26	1	U9D1	AT93C46A_66_S OIC	ATMEL	AT93C46-10SI-2.7
27	1	J6A1	AUDIO3STACK_ TH	FOXCONN ELECTRONICS, INC.	JA33331-G05
28	1	BT8F1	BATT_HLDR_2PI N_TH	CHIA TSE TERMINAL INDUSTRY CO., LTD.*	B6615BP5Q
30	1	C7G6	CAP-P_7343		
31	68	C1A4,C2B1,C2B10- C2B13,C2F1,C2G18,C2 G19,C2J5,C3B4- C3B6,C3G16,C3H1,C3H 3,C3H8,C3H9,C4B4- C4B6,C4C1- C4C5,C4F2,C4H1,C4J4, C4J6,C4J7,C5A6,C5B7, C5B10,C5C2,C5C3,C5C 6,C5C7,C5F8,C5G19,C6 8,C6C11,C6D1,C6D3, C6E2,C6E11,C6F1,C6G 4,C6G11,C7C10,C7D6, C7E3,C7G2,C7G5,C7H2 ,C8A1,C8A4,C8B1,C8B9 ,C8B10,C8C2,C8C5,C8 D4,C8D5,C8E3,C8E4,C 8G4,C9A1	CAP-P_RDL		
32	17	C1B4- C1B6,C2A9,C3A13,C3H 5,C3H7,C5B8,C5D8,C6 B2,C6B3,C6C1,C6C6,C 6D4,C7A11,C7A13,C7B 7	CAPN_1206	TDK CORPORATION OF AMERICA*	C3216Y5V1C475 ZT0K9N
33	7	C1G1,C3G3,C5F7,C5G2 1,C5H1,C6G10,C7H1	CAPN_1206	TDK CORPORATION OF AMERICA	C3216X5R1A475 KT009N
34	18	C2C1-C2C9,C3C2- C3C4,C3C8,C3C9,C5D4 ,C5D5,C6H1,C9C4	CAPN_1206	TDK CORPORATION OF AMERICA	C3216X7R0J106 MT0S9N
35	2	C3C1,C3C11	CAPN_1210	TDK CORPORATION OF AMERICA	C3225X5R0J226 MT009N

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 3 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
36	6	C1,C6C5,C7A15,C7J2,C8B11,C8H7	CAPN_603	MURATA ELEC. NORTH AMERICA*	GRM39X7R102K050AJ
37	217	C1A8,C1B1,C1C1,C1C3,C1C4,C1F1,C1F3,C1F4,C1G3,C1H1-C1H4,C1J1,C1J3,C2G1-C2G3,C2G5-C2G17,C2H2,C2H3,C2J1-C2J4,C2J6,C3F1,C3G1,C3G2,C3G4-C3G15,C3H6,C3J1,C3J3,C3J5-C3J7,C4A16,C4G1-C4G14,C4J2,C4J3,C4J8,C5B1,C5B6,C5D3,C5G1-C5G18,C5J1,C6B1,C6C9,C6C10,C6C12,C6C13,C6D2,C6E5,C6E12,C6F3,C6G2,C6G3,C6G5-C6G9,C6G12,C6G13,C6H2,C7A9,C7A10,C7A12,C7A14,C7A16,C7A17,C7B3-C7B6,C7B8,C7B17,C7B22,C7C4,C7C8,C7C9,C7D1-C7D5,C7D7-C7D10,C7E1,C7E2,C7E4-C7E8,C7F4,C7F5,C7F7,C7F9,C7F10,C7G1,C7G3,C7G4,C7J1,C8B7,C8B8,C8C1,C8C3,C8C4,C8D1-C8D3,C8D6,C8D7,C8E1,C8E2,C8E5-C8E7,C8F1-C8F3,C8G1-C8G3,C8G11,C8G12,C8H1-C8H3,C8H5,C8H6,C9B6-C9B8,C9C1-C9C3,C9C5-C9C8,C9D1-C9D5,C9E1-C9E4,C9F1-C9F3,C9G1,C9G3,C9G4,C9G6-C9G9,C9U1	CAPN_603	TDK CORPORATION OF AMERICA	C1608Y5V1E104ZT009N
38	6	C1B2,C2B4-C2B8	CAPN_603	KEMET	C0603C223K5RAC9045
39	12	C1C2,C1H5,C3C5,C3C6,C3H2,C5H2,C6B10,C7J3,C8G5,C8G9,C9E5,C9H4	CAPN_603	TDK CORPORATION OF AMERICA	C1608Y5V1A105ZT009N

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 4 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
40	72	C1C5,C1C6,C1F2,C2B9,C2G4,C2H1,C3C7,C3H4,C4D1,C4D2,C4E1-C4E3,C4F1,C4H3,C4H4,C5D1,C5D6,C5D7,C5D9,C5D11-C5D20,C5F1-C5F6,C5G20,C5H3,C6B4-C6B6,C6B9,C6C3,C6C7,C6D5-C6D7,C6E1,C6E3,C6E4,C6E6,C6E7,C6E10,C6E13,C6F2,C6F4-C6F6,C6G1,C6G14,C7B14,C7B16,C7B21,C7B25,C7C7,C7F2,C7F3,C8G7,C9H6,C9J1-C9J3	CAPN_603	TDK CORPORATION OF AMERICA	C1608X7R1C104KT009T
41	1	C1G2	CAPN_603	MURATA ELEC. NORTH AMERICA	GRM39X7R101K050AJ
42	2	C1J2,C9G2	CAPN_603	TDK CORPORATION OF AMERICA	C1608C0G1H470JT009A
43	1	C2B2	CAPN_603	TDK CORPORATION OF AMERICA	C1608X7R1C683KT009N
44	5	C3B1,C4B1,C4H2,C5B11,C5B12	CAPN_603	MURATA ELEC. NORTH AMERICA	GRM39X7R472M050AJ
45	1	C3C10	CAPN_603	KEMET*	C0603C221K5RAC9045
46	16	C3J2,C3J4,C4J9,C5B2-C5B5,C5C4,C5C5,C7B12,C7C11,C7H3,C7H4,C9G5,C9H1,C9H2	CAPN_603	KEMET	C0603C471K5RAC9045
47	8	C4J1,C5D2,C5D10,C6E8,C6E9,C7F1,C7F6,C7F8	CAPN_603	MURATA ELEC. NORTH AMERICA	GRM39X7R103K050AJ
48	1	C6A8	CAPN_603	TDK CORPORATION OF AMERICA	C1608C0G1H8R2CT009A
49	21	C6B7,C6B8,C6C2,C6C4,C7B9-C7B11,C7B13,C7B15,C7B18-C7B20,C7B23,C7B24,C7C1-C7C3,C7C5,C7C6,C8G8,C8G10	CAPN_603	TDK CORPORATION OF AMERICA	C1608C0G1H100DT009A
50	2	C7B1,C7B2	CAPN_603	TDK CORPORATION OF AMERICA	C1608C0G1H330JT009A
51	3	C8G6,C9H3,C9H5	CAPN_603	TDK CORPORATION OF AMERICA	C1608X7R1C473KT009N
52	4	C1B3,C3B2,C4B2,C5B9	CAPN_805	MURATA ELEC. NORTH AMERICA	GRM40X7R105K016AK
53	1	C2B3	CAPN_805	TDK CORPORATION OF AMERICA	C2012X7R1C224KT009N
54	24	C2D1-C2D18,C2E1-C2E4,C3E1,C3E2	CAPN_805	AVX CERAMICS CORP	08056D106MAT4A

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 5 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
55	3	C3B3,C4B3,C5C1	CAPN_805	TDK CORPORATION OF AMERICA	C2012Y5V1C225 ZT0S9N
56	1	C4J5	CAPN_805	TDK CORPORATION OF AMERICA	C2012Y5V1C105 ZT009N
57	1	U6B1	CK_408_SSOP	CYPRESS ELECTRONICS*	W320-04H
58	1	J9B1	CNR60_ICH4_TH	FOXCONN ELECTRONICS, INC.	EH03011-GU-N
59	1	J2A2	CON2XUSB_TH	FOXCONN ELECTRONICS, INC.	UB11123-5D1
60	1	J1	CONAGP1_5V	FOXCONN ELECTRONICS, INC.	EE06250
61	3	J7B1,J8B2,J9B2	CONPCI2_2_TH	FOXCONN ELECTRONICS, INC.	EH06011-GL-1
62	3	CP4A1,CP9H1,CP9H2	CPAK4C4C_SM		
63	1	Y7A1	CRYSTAL_SM	RALTRON*	630770-011
64	1	Y7B1	CRYSTAL_SM	CITIZEN AMERICA CORP.*	HCM4914.31818 MBBKT
65	1	Y9A1	CRYSTAL_SM	CITIZEN AMERICA CORP.	HCM4924.576MB BJTR
66	1	U2B1	CS5323_SOIC	ON SEMICONDUCTOR*	CS5323GDWR20
67	3	TPA3H1,TPA4H1,TPA6 G1	DEBUG_PAD_TP		
68	2	J6G1,J6G2	DIMM2P_184_CK_TH	FOXCONN ELECTRONICS, INC.	AT09217-P1
69	8	CR2A1-CR2A4,CR6A1-CR6A4	DIODE_DUAL_S M	LITTELFUSE INC*	PGB0010603NR
70	2	CR2H1,CR8G1	DIOSOT23C_SO T23C	I T T SEMICONDUCTOR*	BAT54C
71	6	CR5D1-CR5D3,CR6C1,CR6C2, CR9B1	DIOSOT23S_SO T23S	SEMICONDUCTOR COMPONENTS INDUSTRIES LLC*	MMBD7000LT1
72	2	CR9F1,CR9G1	DIOSOT23S_SO T23S	SEMICONDUCTOR COMPONENTS INDUSTRIES LLC	BAV99LT1
73	1	J4A1	DSUB15_TH-2MT	FOXCONN ELECTRONICS, INC.	DZ11A31-5P9
74	1	J4A2	DSUB25TALL_T H-3MT	FOXCONN ELECTRONICS, INC.	DM11351-PR1
75	1	J2A1	DSUB9_TH-2MT	FOXCONN ELECTRONICS, INC.	DT10121-PR9
76	1	CR9G2	DUAL_LED_ALT	STANLEY ELECTRIC SALES OF AMERICA*	AYPG1204W-170-TR
77	1	U9J1	EPM7032_PQFP	ARROW ELECTRONICS*	EPM7032AETC44 -10
78	1	FB1A2	FERRITE_SM	MURATA ELEC. NORTH AMERICA	BLM21P300SPT1
79	2	FB6B1,FB6C1	FERRITE_SM	KOA SPEER ELECTRONICS*	MCB1206FTED30 1P

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 6 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
80	1	Q2F1	FET_SOT23	SILICONIX*	SI2302DS-T1
81	6	Q6B1,Q7E1,Q8D2,Q8H1,Q9G2,Q9G3	FET_SOT23	DIODES INC/LITEON POWER SEMI*	BS870
82	5	Q2B1,Q4B1,Q5B1,Q6G1,Q6H1	FET_VREG_SOT	ON SEMICONDUCTOR	NTD4302T4
83	9	Q3B1-Q3B3,Q4B2-Q4B5,Q4C1,Q4C2	FET_VREG_TH	ST MICROELECTRONICS*	D40NF3LL-1(034Y)
85	1	U2A1	GD75232S_SSO P		
86	1	U2J1	GLUECHIP4_SS OP	PHILLIPS SEMICONDUCTORS	PCA9504A
87	1	JDR2P1	GND_ISOLATION_SM		
88	1	U1F2	HECETA4_SSOP	ANALOG DEVICES*	ADM1025ARQ-REEL
89	1	U1F1	HECETA6_SSOP	ANALOG DEVICES	ADM1027XRQ-0REEL
90	3	U3B1,U4B1,U5B1	HIP6601_SOIC	INTERSIL CORPORATION	HIP6601CB-T
92	3	L3C1,L3C2,L6D1	INDUCTOR_SM	TDK CORPORATION OF AMERICA	MLZ2012E100PT A1N
93	1	L5D1	INDUCTOR_SM	TDK CORPORATION OF AMERICA	MLF1608DR82KT A1N
94	1	L5F1	INDUCTOR_SM	TDK CORPORATION OF AMERICA	MLF2012DR68KT A1N
95	1	L6E1	INDUCTOR_SM	TDK CORPORATION OF AMERICA	NLFC322522T-1R0M
96	1	L7A1	INDUCTOR_SM	MURATA ELEC. NORTH AMERICA	LQG21N4R7K10T 2
97	3	L2B1,L3B1,L4B1	INDUCTOR_TH	BI TECHNOLOGIES	HM00-99696
98	2	L3J1,L5C1	INDUCTOR_TH	BI TECHNOLOGIES	HM00-99521
99	1	L4H1	INDUCTOR_TH	PULSE ENGINEERING	PA0125
100	4	L2A1,L2A2,L6B1,L6B2	IND_4PIN_ACM2 012	TDK CORPORATION OF AMERICA	ACM2012-900-2P-TL
102	1	LB5J1	LABEL_SILK		
103	1	LB3J1	LABEL_SM	BRADY CORPORATION*	056145
104	2	DS9J1,DS9J2	LED_DISPLAY_1 0P_DS	STANLEY ELECTRIC SALES OF AMERICA*	NAR131S-C
105	2	CR1J1,CR7D2	LED_SM	STANLEY ELECTRIC SALES OF AMERICA	AA1112H-TR
106	1	CR5C2	LED_SM	STANLEY ELECTRIC SALES OF AMERICA	BR1102W
107	7	CR7D1,CR7J1,CR7J2,C R8J1-CR8J4	LED_SM	STANLEY ELECTRIC SALES OF AMERICA	PG1112H-TR
108	1	U7A1	LF353_SOI8	NATIONAL SEMICONDUCTOR	LF353MX
109	1	U1E1	LM317L_SOIC	NATIONAL SEMICONDUCTOR	LM317LMX

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 7 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
110	1	U2H1	LM358_SOIC	NATIONAL SEMICONDUCTOR	LM358MX
111	1	U8A1	LM4871_SOIC	NATIONAL SEMICONDUCTOR	LM4871
112	1	LB3F1	LOGO_SILK		
113	1	U1H1	LPC47M102_PQFP	STANDARD MICROSYSTEMS CORP.	LPC47M102S-MC
114	6	Q1B1,Q7H1,Q8C1,Q8D1,Q8H4,Q9B1	MBT3904DUAL_SOT	SEMICONDUCTOR COMPONENTS INDUSTRIES LLC	MBT3904DW1T1
115	1	U7J2	MC33269_SOT369	NATIONAL SEMI-CONDUCTOR, INC.	LM1117DTX-ADJ
116	1	U7G1	MC33567_SM	SEMICONDUCTOR COMPONENTS INDUSTRIES LLC	MC33567D-1R2
117	1	J8J3	MFG_MODE_JM PR_SM		
118	1	U1C1	MIC5248_SOT	MICREL INC*	SPN020060
119	1	U5H2	MIC5255_SOT	MICREL INC	MIC5255-2.5BM5
120	1	J1D1	MINI_ITP_28P	MOLEX CONNECTOR CORPORATION*	524352891
121	1	Q3G1	MTD3302_SOT	SEMICONDUCTOR COMPONENTS INDUSTRIES LLC	MTD3302T4
122	1	C9A34	NCAP_1206	TDK CORPORATION OF AMERICA	C3216Y5V1C475ZT0K9N
123	3	C6A2,C6A3,C9A7	NCAP_402	AVX CERAMICS CORP*	04025C471KAT4A
124	4	C6A4-C6A7	NCAP_402	TDK CORPORATION OF AMERICA	C1005X7R1H221KT009A
125	1	C7A2	NCAP_402	TDK CORPORATION OF AMERICA	C1005C0G1H470JT009A
126	12	C7A3,C7A8,C8B4,C8B5,C9A12,C9A14,C9A17,C9A20,C9A25,C9A31,C9A32,C9A35	NCAP_402	TDK CORPORATION OF AMERICA	C1005Y5V1C104ZT009N
127	1	C9A16	NCAP_402	AVX CERAMICS CORP	0402YC473KAT4A
128	2	C9A2,C9A6	NCAP_402	TDK CORPORATION OF AMERICA	C1005X5R1A104KT009N
129	2	C9A33,C9B2	NCAP_402	TDK CORPORATION OF AMERICA	C1005C0G1H220JT009A
130	1	C9A8	NCAP_402	TDK CORPORATION OF AMERICA	C1005X7R1E472KT
131	1	C9B1	NCAP_402	TDK CORPORATION OF AMERICA	C1005C0G1H100DT009A
132	1	C9B5	NCAP_402	AVX CERAMICS CORP	04025A5R6DAT4A

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 8 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
133	15	C1A1,C1A3,C1A5-C1A7,C2A1,C2A4-C2A7,C3A8-C3A11,C5A1	NCAP_603	KEMET	C0603C471K5RA C9045
134	8	C1A2,C9A19,C9A22,C9A26-C9A30	NCAP_603	TDK CORPORATION OF AMERICA	C1608X5R0J105 MT009N
135	4	C2A2,C2A3,C2A8,C4A15	NCAP_603	TDK CORPORATION OF AMERICA	C1608Y5V1E104Z T009N
136	17	C3A1-C3A7,C3A12,C4A6-C4A14	NCAP_603	KEMET	C0603C221K5RA C9045
137	6	C4A1-C4A4,C5A3,C5A5	NCAP_603	KEMET	C0603C339C5GA C9045
138	3	C4A5,C5A2,C5A4	NCAP_603	KEMET	C0603C229C5GA C9045
139	18	C6A1,C7A1,C7A4,C7A5,C7A7,C8A2,C8A3,C8A5-C8A8,C8B3,C8B6,C9A13,C9A18,C9A21,C9A23,C9A24	NCAP_603	TDK CORPORATION OF AMERICA	C1608Y5V1A105Z T009N
140	1	C7A6	NCAP_603	TDK CORPORATION OF AMERICA	C1608C0G1H100 DT009A
141	4	C9A3,C9A4,C9A10,C9A11	NCAP_603	AVX CERAMICS CORP	06035A271JAT\$A
142	1	C9B4	NCAP_603	KEMET	C0603C223K5RA C9045
143	1	C8B2	NCAP_805	TDK CORPORATION OF AMERICA	C2012Y5V1C105 ZT009N
144	2	C9A5,C9A15	NCAP_805	AVX CERAMICS CORP*	08056D106MAT4 A
145	1	C9A9	NCAP_805	TDK CORPORATION OF AMERICA	C2012X5R1A105 KT0S9N
146	1	C9B3	NCAP_805	TDK CORPORATION OF AMERICA	C2012Y5V1C225 ZT0S9N
147	6	FB6A1-FB6A6	NFERRBD_SM	TDK CORPORATION OF AMERICA	MMZ1608Y601BT A1N
148	4	FB1A1,FB1A3-FB1A5	NFERR_SM	TDK CORPORATION OF AMERICA	MMZ1608Y601BT A1N
149	3	FB4A1,FB5A1,FB5A2	NFERR_SM	MURATA ELEC. NORTH AMERICA	BLM18BB750SN1 D
150	1	L8B1	NIND_SM	TDK CORPORATION OF AMERICA	NL322522TL-R27J
151	12	Q1,Q1B2,Q1G1,Q1G2,Q1J1,Q2J1,Q3H1,Q3J1,Q5C1,Q6C1,Q7C1,Q7D1	NPN_SOT23	PHILIPS COMPONENTS	PMBT3904
152	2	Q1B3,Q8H2	NPN_SOT23	PHILIPS COMPONENTS	PMBT2222A T/R
153	1	R8B3	NRES_1206	ROHM CORPORATION*	MCR18EZHJ000

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 9 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
154	35	R3R1,R5R1,R6A2,R7A8,R7A9,R7A20,R7A21,R7A28,R7U1,R8B1,R8B2,R9A1,R9A2,R9A6-R9A14,R9A17,R9A18,R9A23,R9A24,R9B2-R9B5,R9B13-R9B17	NRES_402	KOA SPEER ELECTRONICS*	RM73Z1ET
155	7	R7A1,R7A3,R7A23,R7A25,R9A5,R9A22,R9B9	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP103J
156	6	R7A10,R7A19,R7A33,R9B1,R9B7,R9B8	NRES_402	AVX CERAMICS CORP	CR05-222J-H
157	4	R7A5,R7A11,R7A18,R7A26	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP100J
158	3	R7A12,R9A15,R9A16	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP102J
159	1	R7A13	NRES_402	KOA SPEER ELECTRONICS	RK73H1ETP1100F
160	2	R7A2,R7A14	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP471J
161	1	R7A15	NRES_402	AVX CERAMICS CORP	CR05-3010F-H
162	1	R7A16	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP221J
163	1	R7A17	NRES_402	AVX CERAMICS CORP	CR05-2490F-H
164	4	R7A6,R7A22,R7A27,R8A5	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP472J
165	1	R7A24	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP223J
166	1	R7A4	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP104J
167	1	R7A7	NRES_402	VISHAY- DALE ELECTRONICS INC*	CRCW0402122JRT7
168	3	R8A1-R8A3	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP203J
169	3	R8A4,R8A6,R9B6	NRES_402	AVX CERAMICS CORP	CR05-1001F-H
170	1	R9A19	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP101J
171	2	R9A20,R9A21	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP330J
172	2	R9A3,R9A4	NRES_402	VISHAY- DALE ELECTRONICS INC	CRCW0402334JRT7
173	2	R9B10,R9B12	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP473J
174	1	R9B11	NRES_402	KOA SPEER ELECTRONICS	RM73B1ETP202J
175	7	R1C9,R1C10,R6A1,R6C17,R6C18,R6C22,R9H8	NRES_603	ROHM CORPORATION	MCR03EZJH000
176	3	R4A1,R5A3,R5A5	NRES_603	PANASONIC INDUSTRIAL*	ERJ3EKF75R0Z
177	3	R4A2,R5A2,R5A4	NRES_603	VISHAY- DALE ELECTRONICS INC	CRCW060337R4FRT5
178	1	R4A3	NRES_603	KOA SPEER ELECTRONICS	RM73B1JTDD103J
179	4	R5J1-R5J4	NRES_603	KOA SPEER ELECTRONICS	RM73B1JTDD101J
180	1	R4A4	NRES_805	ROHM CORPORATION	MCR10EZHMJ000

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 10 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
181	1	J2E1	NWD478_GB_SK T	FOXCONN ELECTRONICS, INC.	PZ47807-2748-01
182	2	Q4H1,Q4H2	PHD55N03LT_S OT	PHILIPS SEMICONDUCTORS	PHD55N03LT
183	1	Q2G1	PMOSFET_DPAK	STMICROELECTRONICS	STD10PF06
184	1	Q9G1	PNP_SOT23	SEMICONDUCTOR COMPONENTS INDUSTRIES LLC	MMBT3906
185	1	J6D2	POCTOOL_CON N_SM	MOLEX CONNECTOR CORPORATION	79109-8004
186	1	J1A1	PS2STACK_TH	FOXCONN ELECTRONICS, INC.	MH11061-PD5
187	1	Q1C1	PZT2222A_SM	PHILIPS COMPONENTS	PZT2222A
188	42	R1,R1B5,R1C6,R1F3,R 1F11- R1F15,R1G3,R1J5,R2B 3,R2B10,R2G3,R2H2,R 3R2- R3R5,R4J1,R6B27,R6B 29,R6C3,R6C5,R6C14, R6C15,R6E2,R6E3,R6G 2,R6G3,R6G5,R6H1,R7 D1,R7H6,R7H8,R8G11, R8G13,R8H4,R8H14,R8 H15,R8J5,R9H2	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD102 J
189	2	R1A1,R8H17	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD154 J
190	50	R1B1,R1B6,R1B9,R1C3 ,R1F1,R1F2,R1J4,R2J3, R5A1,R5B1,R6B22,R6C 9,R6G4,R7B1,R7D5,R7 F1- R7F8,R7F16,R7H2,R7H 4,R7H7,R8E1,R8G2- R8G4,R8G6,R8G8,R8H 8,R8H11,R9C1- R9C5,R9D1,R9D8,R9F5 ,R9G4,R9G7- R9G9,R9H4,R9H5,R9H7	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD103 J
191	4	R1B10,R6C4,R9G11,R9 G14	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD152 J
192	5	R1B11,R2F3,R8H6,R9H 9,R9H11	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD153 J
193	22	R1B12,R1H2,R1H3,R1H 5,R1H7,R2B9,R2F2,R2 H7,R2J2,R3H11,R3J1,R 3J3,R4D2,R6E5,R7D3,R 7G6,R7G11,R8G5,R8H5 ,R8H13,R8J2,R9G1	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD472 J
194	1	R1B2	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD562 2

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 11 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
195	98	R1B3,R1B8,R1C4,R1C7, R1F4- R1F10,R1G2,R1H1,R1H 8,R1J3,R2A1- R2A4,R2F1,R2F4,R2F6, R2G4,R2H3- R2H6,R2H10,R2H11,R3 C3,R3H3,R3H4,R3H6,R 3H7,R3H9,R3J2,R4D1,R 4H2,R5B2,R5B3,R5D5, R5T1,R6B1- R6B4,R6B7,R6B9,R6B1 5,R6C7,R6C8,R6C10,R 6C13,R6F1,R6F6,R6N1, R7B3,R7C1,R7E6,R7F1 2,R7F14,R7F15,R7F17, R7F18,R7G3,R7G4,R7G 9,R7G10,R7H1,R7H3,R 7H5,R7T1,R7T2,R8C1- R8C6,R8E2,R8F1,R8H1 ,R8H7,R8H16,R8J1,R8J 3,R8J8,R9C6,R9C7,R9D 2,R9F1- R9F4,R9F6,R9G2,R9G5 ,R9G6	RESN_603	ROHM CORPORATION	MCR03EZJH000
196	22	R1C1,R2F7- R2F10,R2H1,R3F1- R3F4,R3H5,R4F1,R4F2, R5F2- R5F5,R6C2,R6F7,R6F8, R7G8,R8H3	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD100 J
197	1	R1C2	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD242 J
198	2	R1C5,R2G5	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD151 J
199	2	R1D1,R5D3	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06031500F RT5
200	2	R1D2,R3D1	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD510 J
201	1	R1D3	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD750 J
202	1	R1D4	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD270 J
203	1	R1D5	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD681 J
204	1	R1D6	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD390 J
205	2	R1D7,R3D3	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD51R 1F
206	11	R1G1,R2C1,R5H1,R6C1 1,R7D2,R7D4,R8J4,R8J 6,R8J9,R9H1,R9H3	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD221 J
207	2	R1H4,R1H6	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD471 J
208	6	R1J1,R1J2,R7E5,R7J1, R8J7,R9H12	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD331 J

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 12 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
209	8	R1J6,R1J7,R3H8,R5C2,R8C7,R8D1,R9E1,R9G10	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD272J
210	2	R2B1,R7E9	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD20R0F
211	1	R2B2	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06035761FRT5
212	1	R2B4	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06031151FRT5
213	3	R2B5,R2B7,R2B8	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD1502F
214	1	R2B6	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD122J
215	2	R2F5,R9G3	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD222J
216	9	R2G1,R2G2,R3G1-R3G3,R4G3-R4G5,R5G1	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD560J
217	9	R2H8,R3C2,R5D4,R6E4,R6F3,R6F4,R7A30,R7E10,R7G12	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06031000FRT5
218	4	R2H9,R3H10,R6B5,R9J1	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD101J
219	14	R2J1,R3C1,R3H1,R3H2,R5D2,R6B11,R6B14,R6B16,R6B19,R6B21,R6B24,R6F5,R6F9,R7B2	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW060349R9FRT5
220	21	R2J4,R2J5,R4G1,R4G2,R4G6,R4G7,R6B6,R6B8,R6B10,R6B26,R6B28,R6C1,R6C6,R6H2,R6H3,R7B4,R9D3-R9D6,R9H10	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD330J
221	1	R3D2	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD301J
222	4	R3J4,R8F2,R8G10,R9H6	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD223J
223	2	R4E1,R5D7	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD24R9F
224	4	R4E2,R4E3,R6F2,R6F10	RESN_603	PANASONIC INDUSTRIAL	ERJ3EKF60R4A
225	2	R4J3,R4J5	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06031501FRT5
226	4	R4J4,R6E9,R6E10,R6G1	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06031001FRT5
227	1	R5D1	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06033010FRT5
228	1	R5D6	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06031370FRT5
229	2	R5F1,R6D2	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD1R0J

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 13 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
230	6	R6B12,R6B13,R6B17,R6B18,R6B20,R6B23	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD27R4F
231	1	R6B25	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD4750F
232	8	R6C12,R6C16,R7G5,R7G7,R8G1,R9D7,R9G12,R9G13	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD822J
233	5	R6C19,R6C20,R6E11,R8H9,R8H10	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD470J
234	10	R6C21,R6D1,R6D3,R6D4,R6E7,R6E8,R7E1-R7E4	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD682J
235	1	R6D5	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD40R2F
236	1	R6E1	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06031300FRT5
237	2	R6E6,R7F13	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD68R1F
238	1	R7A29	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06031240FRT5
239	1	R7A31	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD5620F
240	1	R7A32	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD6190F
241	1	R7E7	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD104J
242	1	R7E8	RESN_603	KOA SPEER ELECTRONICS	RK73H1JTDD22R6F
243	3	R7F10,R7G1,R7G2	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD620J
244	3	R7F11,R8G7,R8G9	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD106J
245	1	R7F9	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW06032260FRT5
246	1	R7G13	RESN_603	VISHAY- DALE ELECTRONICS INC	CRCW060310R0FRT5
247	1	R8G12	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD334J
248	1	R8H2	RESN_603	KOA SPEER ELECTRONICS	RM73B1JTDD332J
249	9	R1B4,R3B2,R3B4,R4B2,R4B4,R4H1,R4J2,R5B4,R5C3	RESN_805	VISHAY- DALE ELECTRONICS INC	CRCW08052R2JRT5
250	10	R1B7,R3B3,R3H12,R4B3,R4H3,R5C1,R7H9-R7H12	RESN_805	ROHM CORPORATION	MCR10EZHMJ000
251	1	JA5A1	RJ45_MJ2_TH	FOXCONN ELECTRONICS, INC.	UB11123-L21

Table 14. Bill of Materials for Third Party Manufactured Parts (Sheet 14 of 14)

LI	Qty	Reference	Description	Manufacturer	Manufacturer P/N
252	87	RP1,RP1A1,RP1A2,RP1D1,RP1D2,RP1G1,RP1H1,RP1H2,RP1J1,RP2F1-RP2F5,RP2G1-RP2G5,RP2J1,RP2J2,RP3A1,RP3A2,RP3F1-RP3F3,RP3G1-RP3G5,RP4A1-RP4A3,RP4F1,RP4F2,RP4G1-RP4G5,RP4J1,RP4J2,RP5F1-RP5F4,RP5G1-RP5G7,RP6F1,RP6F2,RP6G1,RP6G2,RP7B1-RP7B5,RP7C1-RP7C3,RP7D1,RP7F1,RP8A1,RP8B2,RP8C1-RP8C4,RP8D1,RP8E1,RP8E2,RP9A1-RP9A3,RP9D1,RP9D2,RP9H1,RP9H2,RP9J1-RP9J3	RPAK4C-4R_SM		
253	4	U1B1,U5H1,U7H1,U8B2	SI4501DY_SOIC	SILICONIX	SI4501DY
254	1	U1	SPKR_TH	CHALLENGE ELECTRONICS*	DBX-05A
255	8	MH1B1,MH1G1,MH1J1,MH7A1,MH7G1,MH7J1,MH8A1,MH9G1	STD_MTG_HOLE_TH		
256	2	J8J2,J9J2	SWSPSTPB_SM_SM	E-SWITCH*	TL3304AF160QJ
257	2	DB3G1,DB3G2	TDR_PIN_TP		
258	1	RT2B1	THERMISTOR_0603	VISHAY- DALE ELECTRONICS INC	NTHS0603N02N6801JR
259	4	RT1A1,RT2A1,RT5B1,RT7H1	THERMISTOR_1812	RAYCHEM CORPORATION	MINISMDC150-2
260	1	RT4A1	THERMISTOR_1812	RAYCHEM CORPORATION	MINISMDC110-2
261	1	U9E1	TPPM0111_SOIC	TEXAS INSTRUMENTS	TPPM0111
262	1	U4J1	TPPM0115_SOIC	TEXAS INSTRUMENTS	TPPM0115DR
263	84	TS01-TS78,TS80,TS81,TS83,TS84,TS86,TS87	TRACK_SPLITTER		
264	1	CR1A1	TVS6_2V_SM	PHILIPS COMPONENTS	BZA462A125
265	1	CR4B1	TVS6_2V_SM	PHILIPS COMPONENTS	BZA462A
266	1	U7J1	VREGEZ1086_T0263	SEMTECH CORPORTION	EZ1086CM-3.3TR
267	1	Y8G1	XTAL_HLDR_TH	PROFESSIONAL TOOLS & DIES*	A52705-003
268	1	CR1C1	ZENER_SOT23	SEMICONDUCTOR COMPONENTS INDUSTRIES LLC	MMBZ5235BLT1

Schematics

B

Schematics are provided for the following items listed below. Schematics are available from the Intel Developer's Web site in PDF format.

- Block diagram
- 478 pin socket
- VTT decoupling
- Clock generator
- GMCH Part 1 and 2
- DIMM 1 and 2
- AGP
- VGA connector
- ICH4
- PCI 1, 2, and 3
- FWH & UDMA100 IDE
- USB
- AC97 CODEC
- Audio I/O
- Super I/O and FDC
- Serial, parallel, WOL and WOR
- PS/2, game and IR
- Front Panel & CNR
- ATX Power & H/W Monitor
- Voltage Regulators
- System Configuration
- PU/PDR and unused gates
- Decoupling capacitors
- Internal debug headers
- Thermtrip

This page intentionally left blank.

PAGE	#	COMPONENT/FUNCTION
	1	COVER PAGE.
	2	TABLES: BLOCK DIAGRAM
	3	TABLES: RESET MAP
	4	TABLES: CLOCK DISTRIBUTION
	5	TABLES: GPIO/IDSEL MAPPING
	6	TABLES: VOLTAGE DISTRIBUTION
	7	CORE: CK_408 (MAIN CLOCK GENERATOR)
	8	CORE: CPU CONNECTOR
	9	CORE: CPU PULLUPS & PULLDOWNS /VCCPVID, VCC_VIDGD
	10	CORE: CPU ANALOG FILTER
	11-13	CORE: 82845GV GMCH
	14	INTENTIONALLY LEFT BLANK
	15	CORE: 82845GV DECOUPLING & REFERENCE VOLTAGES
	16	CORE: DDR SERIES TERMINATION
	17	CORE: DIMM CONNECTORS
	18-19	CORE: DDR PARALLEL TERM (STROBES, CNTL)
	20	CORE: DDR VTERM CAPS
	21	CORE: DEBUG CONNECTOR
	22	CORE: VGA CONNECTOR (DFM29)
	23-24	ICH: 82801DB I/O CONTROLLER HUB
	25	ICH: ICH PULL-UP/PULL-DOWNS
	26	ICH: LAN LINK
	27	ICH: IDE PRIMARY & SECONDARY
	28	ICH: USB BACK PANEL CONNECTORS
	29	ICH: USB CNR/SIO STUFFING OPTION (DFM29)
	30	ICH: USB FRONT PANEL/CNR VREG & OC#,
	31-33	ICH: PCI SLOTS 3 - 1
	34	ICH: PCI PULL-UPS
	35	SMBUS ISOLATION
	36	CNR CONNECTOR
	37	LAN: KINNERETH+
	38	AUDIO: CODEC (AD1885 OR CS4201)
	39	AUDIO: CODEC FILTERING CAPS
	40	AUDIO: AUX-IN, CD-IN, LINE-IN: ATAPI HEADERS
	41	AUDIO: MIC-IN
	42	AUDIO: LINE-OUT
	43	AUDIO: FRONT PANEL AUDIO HEADER
	44	AUDIO: TRANSIENT CONTROL
	45	AUDIO: ANALOG VREG
	46	SIO: LPC47M102
	47	SIO: FLOPPY
	48	SIO: KEYBOARD & MOUSE PORTS (PS/2) (DFM29)

† Other names and brands may be claimed as the property of others.

WMT SKT-N/82845GV VALIDATION VEHICLE
2-DDR SDRAM, 4 LAYER, UATX

[illegible]

#1 = SCHEMATIC SUPPORTS GMCH REV1.5 FOOTPRINT
PAGE 14 ONLY FOR BALLOUT 1.0 COMPATIBILITY

REVISIONS							
REV	DESCRIPTION	DFT	DATE	CHK	DATE	APVD	DATE
1.0	PRELIMINARY		9/01				

PBA C23015-001

INTEL® 845GV

SCALABLE PERFORMANCE BOARD

COPIED FROM: REV 0.85 OF NBVV_DDR 2/15/01

FAB D
REV 4.0

TAPE-OUT: 2-08-02

POWER SYMBOLS USED:


VCC3
VCC
+12V
-12V


NOTES:

1. THIS SCHEMATIC DOCUMENTS THE GENERIC PRODUCT WITH ALL POSSIBLE CONFIGURATIONS.
PLEASE REFER TO SPECIFIC PRODUCT PBA EPL'S FOR ITEMS SHOWN AS OPTIONAL IN THE SCHEMATIC.
2. RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED.
3. VCC = +5 VOLTS UNLESS OTHERWISE SPECIFIED.
4. VCC3 = +3.3 VOLTS UNLESS OTHERWISE SPECIFIED.
5. * SUFFIX INDICATES ACTIVE LOW SIGNAL.
6. THIS DOCUMENT ALSO EXISTS ON ELECTRONIC MEDIA.

DRAWING
BROOKDALE_G.SCH.1.1
Mon Nov 25 14:13:59 2002


BOM RELEASE DATE		PB NUMBER C23015-001			
SIGNATURE	DATE	<div style="display: flex; justify-content: space-between;"> intel 3065 BOWERS AVE SANTA CLARA, CA 95051 </div>			
DRN BY					
CHK BY BGRUP TEAM		<div style="display: flex; justify-content: space-between;"> TITLE SCH, PBA, BGRUP_DDR </div>			
ENGR APVD					
APVD			DOCUMENT NUMBER	PAGE	REV
APVD			C23021	1	4.0






8		7		6		5		4		3		2		1							
D	ICH4	ICH4					IRQ ROUTING TABLE									D					
		PIN NAME	PWR WELL	USAGE	DURING RESET	S3/S4/S5	INTERNAL PULL-UP	NOTES													
		GPI<0>	CORE	P_REQA#	----	----															
		GPI<1>	CORE	P_REQ5#	----	----															
		GPI<2>	CORE	P_IRQE#	----	----															
		GPI<3>	CORE	P_IRQF#	----	----															
		GPI<4>	CORE	P_IRQG#	----	----															
		GPI<5>	CORE	P_IRQH#	----	----															
		GPI<6>	CORE	UNUSED	----	----															
		GPI<7>	CORE	UNUSED	----	----															
		GPI<8>	RESUME	UNUSED	----	----															
		GPI<11>	RESUME	SMB_ALERT#	----	----															
		GPI<12>	RESUME	LPC_SIO_SMI#	----	----															
		GPI<13>	RESUME	LPC_SIO_PME#	----	----															
		GPO<16>	CORE	P_GNTA#	HIGH	OFF	24K														
		GPO<17>	CORE	P_GNT5#	HIGH	OFF	24K														
		GPO<18>	CORE	UNUSED	HIGH	OFF															
		GPO<19>	CORE	UNUSED	HIGH	OFF															
		GPO<20>	CORE	UNUSED	HIGH	OFF															
		GPO<21>	CORE	ISA_GO_NOGO	HIGH	OFF															
		GPO<22>	CORE	UNUSED	HIGH-Z	OFF															
		GPO<23>	CORE	UNUSED	LOW	OFF															
		GPIO<24>	RESUME	UNUSED	LOW	DEFINED															
		GPIO<25>	RESUME	GPO_GRN_BLNK	HIGH	DEFINED															
		GPIO<27>	RESUME	GPO_YEL_BLNK	HIGH	DEFINED															
		GPIO<28>	RESUME	GPO_LAN_DISABLE	HIGH	DEFINED															
C	ICH4	GPIO<32>	CORE	NO_POP*	HIGH	OFF															
		GPIO<33>	CORE	UNUSED	HIGH	OFF															
		GPIO<34>	CORE	UNUSED	HIGH	OFF															
		GPIO<35>	CORE	UNUSED	HIGH	OFF															
		GPIO<36>	CORE	UNUSED	HIGH	OFF															
		GPIO<37>	CORE	<BOARD1>	HIGH	OFF															
		GPIO<38>	CORE	<BOARD2>	HIGH	OFF															
		GPIO<39>	CORE	<BOARD3>	HIGH	OFF															
		GPIO<40>	CORE	<BOARD4>	HIGH	OFF															
		GPIO<41>	CORE	UNUSED	HIGH	OFF															
		GPIO<42>	CORE	UNUSED	HIGH	OFF															
		GPIO<43>	CORE	CDC_DWN_ENAB*	HIGH	OFF															
		RI*	RESUME																		
		THERM*	CORE																		
		B	ICH4															C			
A	F/W																		B		
		A	S/H															A			

[PAGE_TITLE=BLOCK_DIAGRAM]



DRAWING
BGRVP.SCH_1.6
Tue Nov 19 14:45:54 2002

	DOCUMENT NUMBER C23021	PAGE 6	REV 4.0
--	---------------------------	-----------	------------




NOTE:
BSEL[1:0] OF THE CPU
DO NOT CORRESPOND DIRECTLY
TO THE CK-408 SEL[1:0]

SEL_2	SEL_1	SEL_0	FUNCTION
0	0	0	66 MHZ HOST CLOCK
0	0	1	100 MHZ HOST CLOCK
0	1	0	200 MHZ HOST CLOCK
0	1	1	133 MHZ HOST CLOCK
1	x	x	SEE CK-408 CLOCK SPEC
MID	0	0	ALL OUTPUTS HI-Z
MID	0	1	TEST MODE
MID	1	0	SEE CK-408 CLOCK SPEC
MID	1	1	SEE CK-408 CLOCK SPEC

MID = 1.0V TO 1.8V

CAD NOTE:
TIE VSSA (U3F1-27)
DIRECTLY TO C13G2

SMB ADDRESS
11010010
D2 WRITE
D3 READ



CPU



TESTHI	PIN	NAME	MAPPING
TESTHI[0]		BYPASSEN	
TESTHI[1]		ODT	
TESTHI[5:2]		MCLK[3:0]	
TESTHI[7:6]		MCLKIO[1:0]	
TESTHI[10:8]		BR#[3:1]	
TESTHI[11]		GHI#	
TESTHI[12]		DPSLP#	

DOCUMENT NUMBER	PAGE	REV
C23021	8	4.0

D

C

B







A

D

C

B

A




CPU PULLUPS/PULLDNS/TERMINATION

DRAWING
BGRUP.SCH_1.9
Mon Nov 18 13:48:08 2002

DOCUMENT NUMBER	PAGE	REV
C23021	9	4.0

ROOM=DCL_CORE_GMCH

PLL SUPPLY FILTER



CAD NOTE:

PLACE THMT CAPS OUTSIDE RM BOUNDARY.
TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12MIL
CAD NOTE: PLACE COMPONENTS AS CLOSE AS POSSIBLE TO
PROCESSOR SOCKET

FILTERED ANALOG SUPPLY

[MODULE=CORES]

[DONOR_REV=1.02/page 8]	[PROJ_REV=2.00/page 10]
[DONOR_PROJ=NBVV_DDR--1130]	[PROJ_NAME= .G_DDR--1164]

6

[PAGE_TITLE=CPU]	5
[SOLUTION=PERFORMANCE/WTUV]	

[MOD_PAGE=page 13]

DRAWING

Mon Nov 18 13:48:27 2002
D845GFT FAB_A

```


[LAST_MAKEPROJ: 10/12/2001 1:56:36 PM]
[LAST_MAKEGOLD: 10/17/99 6:43:34pm]

```

2

DOCUMENT NUMBER	PAGE	REV
C23021	10	4.0

[MOD_REV¹=0.05]



D

C

B

A


D

C

B

A

A13494-005
RETENTION ACHOR CLIPS: QTY<4>



NB

U6D1
BDG_DDR_2P0



HD0*

HD1*

HD2*

HD3*

HD4*

HD5*

HD6*

HD7*

HD8*

HD9*

HD10*

HD11*

HD12*

HD13*

HD14*

HD15*

HD16*

HD17*

HD18*

HD19*

HD20*

HD21*

HD22*

HD23*

HD24*

HD25*

HD26*

HD27*

HD28*

HD29*

HD30*

HD31*

HD32*

HD33*

HD34*

HD35*

HD36*

HD37*

HD38*

HD39*

HD40*

HD41*

HD42*

HD43*

HD44*

HD45*

HD46*

HD47*

HD48*

HD49*

HD50*

HD51*

HD52*

HD53*

HD54*

HD55*

HD56*

HD57*

HD58*

HD59*

HD60*

HD61*

HD62*

HD63*

T30 0

R33 1

R34 2

N34 3

R31 4

L33 5

L36 6

P35 7

J36 8

K34 9

K36 10

M30 11

M35 12

L34 13

K35 14

H36 15

G34 16

G36 17

J33 18

D35 19

F36 20

F34 21

E36 22

H34 23

F35 24

D36 25

H35 26

E33 27

F34 28

B35 29

G31 30

C36 31

D33 32

D30 33

D29 34

E31 35

D32 36

C34 37

B34 38

D31 39

G29 40

C32 41

B31 42

B32 43

B30 44

B29 45

E27 46

C28 47

B27 48

D26 49

D28 50

B26 51

G27 52

H26 53

B25 54

C24 55

B23 56

B24 57

E23 58

C22 59


G25 60

B22 61

D24 62


G23 63

8 H_D<63..0>*

CAD NOTE:
DO NOT TEST POINT


BG_VTTDECAP_AC37
BG_VTTDECAP_R37
BG_VTTDECAP_L37
BG_VTTDECAP_G37
BG_VTTDECAP_A31

NB



IC

ROOM=DCL_CORE_GMCH



VCC3

DRAWING
FAB_A.SCH.1.12
Mon Nov 18 13:48:37 2002
D845GFT FAB_A

[PAGE_TITLE=82845GV_CHIPSET]
PART 2 OF 3

D

C

B

A


D

C


B

A

ALTERNATE PART# 721891-008




ANALOG FILTERS



82845GV CHIPSET
PART 3 OF 3

PILOT	BALL	FUNCTION	H	L
0	Y3	FSB SPEED	133	100
1	Y2	MEMORY TYPE	DDR	SDR
2	AA2	INT. GFX DIS	DISABLE	ENABLE
3	Y4	MEMORY SPEED	DDR 200	PC133 / DDR 266
4	AA3	RSURD	?	?
5	AA5	RSURD	?	?



DB45GFT FAB_A
DRAWING
FAB_A. SCH. 1.13
Mon Nov 18 13:48:47 2002

DOCUMENT NUMBER
C23021
PAGE
13
REV
4.0

INTENTIONALLY LEFT BLANK




DRAWING

DRAWING FAB_A.SCH.1.14
Mon Nov 25 12:48:57 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	14	4.0


ROOM=DCL_CORE_GMCH

SYSTEM MEMORY DECOUPLING




CAD NOTE:

HYSWING VOLTAGE "10MIL TRACE, 7MIL SPACE"
DESIGN NOTE: HYSWING S/B $1/3 \times V_{CCP} \pm 2\%$



NOTE: HXSWING




CAP FOR GTLREF INPUTS @GMCH
USE 12MIL TRACE, ISOLATE W/ 10MIL SPACE
CAP SHOULD BE PLACED NEAR GMCH PIN

PLACEMENT NOTES:
RESISTOR DIVIDER PLUS 1 CAP PLACED AT MIDPOINT OF BUS. TWO OTHER CAPS PLACED 1 EA AT GMCH AND ICH
USE 10MIL TRACE, ISOLATE W/ 7MIL SPACE

DESIGN NOTES:

VSWING S/B $0.466 \times V_{DD} (1.5V) \pm 2\%$
HUBREF S/B $0.233 \times V_{DD} (1.5V) \pm 2\%$



CHIPSET DECOUPLING, STRAPPING

DRAWING

FAB_A.SCH.1.15
Mon Nov 18 13:48:55 2002
D845GFT FAB_A

DOCUMENT NUMBER
C23021
PAGE
15
REV
4.0

ROOM=DCL_DDR_CORE

DDR TERMINATION RESISTORS

59INV_1P25_MEMUTT

M_DQS_RS<7..0>

M_DM_RS<7..0>

M_DQ_RS<63..0>

M_MAA<12..0>

[PAGE_TITLE=DDR_TERMINATION_RESISTORS]



DRAWING

FAB_A.SCH.1.18
Mon Nov 18 12:44:14 2002
0845GFT FAB A

DOCUMENT NUMBER	PAGE	REV
C23021	18	4.0

ROOM=DCL_DDR_CORE

DDR TERMINATION RESISTORS




NOTE:

CS SIGNALS MUST HAVE IT'S OWN RES/RPACK
CKE SIGNALS MUST HAVE IT'S OWN RES/RPACK
CPC SIGNALS MUST HAVE IT'S OWN RES/RPACK

DRAWING


FAB_A.SCH.1.19
Mon Nov 18 12:44:23 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	19	4.0



PLACED AT LEFT AND RIGHT ENDS
OF VTT ISLAND

DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS




DRAWING

FAB_A.SCH.1.20
Mon Nov 18 14:44:58 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	20	4.0


COMPONENTS ARE DFM29



COMP PINS WANT RESISTOR
CLOSEST TO 37.5 OHMS 1%.

ROUTE AS CLOSE
AS POSSIBLE TO
75 OHM RESISTORS


SPARES




VGA CONNECTOR

[DRAWING] FAB_A.SCH. 1.22
Mon Nov 18 12:44:43 2002
D845GFT FAB A

[PAGE_TITLE=VGA_CONNECTOR]			
DOCUMENT NUMBER	PAGE	REV	
C23021	22	4.0	








ICH AND CNR LINK STUFFING OPTION PAGE

CAD NOTE:
PLACE THESE R-PACKS UNDERNEATH
THE LAN CHIP, RIGHT BY THE PINS TO
MINIMIZE STUB FROM PIN TO R-PACK


STUFF ONLY WHEN YOU HAVE CNR AND NO LAN.



0-OHMS ARE PROVIDED
TO MINIMIZE STUBS
ON LAN INTERFACE

[PAGE_TITLE=ICH_360]

DESIGN NOTE:
SERIES RESISTORS INTEGRATED INTO ICH:
VALUES VARY BETWEEN 18.7 OHMS - 30.2 OHMS



DESIGN NOTE:
DATA LINES SHOULD BE MATCHED TO STROBES (XDIOR*, XIORDY*) WITHIN +/-250MIL
STROBES SHOULD BE MATCHED TO THEIR COMPLEMENT WITHIN +/-10MIL

PCI IDE

[PAGE_TITLE=IDE_SOUTH_BRIDGE]

DRAWING

FAB_A.SCH.1.27
Mon Nov 18 12:45:32 2002
D845GET FAB A

ROOM = IDE EXCEPT WHERE NOTED

DOCUMENT NUMBER	PAGE	REV
C23021	27	4.0

COMPONENTS ARE DFM29

NOTE:
USE 749193-001 FOR
2X USB WHEN NOT USING
MAGJACK OR THE SINGLE STACK

NOTE
WHEN NOT ROUTING USB PORT 2
TO CNR STUFF SINGLE STACK
CONNECTOR. IPN 749193-002
STUFF ON PORT 3 PAIR






CAD NOTE:
PLACE NEAR USB CONN

[PAGE_TITLE=BACKPANEL_USB_LEFT]

DRAWING
FAB_A.SCH.1.28
Mon Nov 18 13:49:35 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	28	4.0

NOTE:
STUFF THESE 3 RESISTORS WHEN SUPPORTING 4 USB PORTS
OUT THE BACKPANEL AND NO CNR CONNECTOR.



NOTE:
FOR DEBUG ONLY

[PAGE_TITLE=BLANK]


DRAWING

FAB_A.SCH.1.29
Mon Nov 18 13:49:44 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	29	4.0



TRACE ROUTING IS 7.5 MIL, 7.5 MIL SPACING

CAD NOTE: PLACE MIDWAY BETWEEN THE F-PANEL (2X5) & CNR
RUN MUST HAVE 50 MIL POWER TO BOTH LOCATIONS.



NOTE:
RPD ASSUMES FPNEL CARD
HAS THERM & PROVIDES OC#

CAD NOTE:
LEAVE ROOM FOR 2 CHOKES,
1 THERMISTER AND 1 TH CAP.



USB FNT PANEL POWER

[PAGE_TITLE=USB_FP_HEADER_POWER]

DRAWING

Mon Nov 18 13:49:53 2002
D845GFT FAB_A

DOCUMENT NUMBER

PAGE	
------	--

REV


C23021

30	4
----	---


•

```
[MOD_REV=wtvv_pdt/0.07]
```

PCI SLOT 3



PCI SLOT 2



DESIGN NOTE:

PCI SLOT2 = PCI DEVICE #17/22
REQ/GNT PAIR = #1
IRQ MAP A : B : C : D
G : F : E : H

[PAGE_TITLE=PCI_SLOT2]

DRAWING

FAB_A.SCH.1.32
Mon Nov 18 13:50:14 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	32	4.0

D

C

B


A

D

C

B

A



M12V_1

B1

TCK

GND1

B2

GND1

TDO

B3

TDO

P5V_0

B4

P5V_0

P5V_1

B5

P5V_1

INTB*

B6

INTB*

INTD*

B7

INTD*

PRST1*

B8

PRST1*

RSVD2

B9

RSVD2

PRST2*

B10

PRST2*

GND2

B11

GND2

GND3

B12

GND3

RSVD5

B13

RSVD5

GND4

B14

GND4

CLK

B15

CLK

GND7

B16

GND7

REQ*

B17

REQ*

P5V_11

B18

P5V_11

AD31

B19

AD31

AD29

B20

AD29

GND8

B21

GND8

AD27

B22

AD27

AD25

B23

AD25

P3_3V

B24

P3_3V

C_BE3*

B25

C_BE3*

AD23

B26

AD23

GND12

B27

GND12

AD21

B28

AD21

AD19

B29

AD19

P3_3V

B30

P3_3V

AD17

B31

AD17

C_BE2*

B32

C_BE2*

GND14

B33

GND14

IRDY*

B34

IRDY*

P3_3V

B35

P3_3V

DEVSL*

B36

DEVSL*

GND15

B37

GND15

LOCK*

B38

LOCK*

PERR*

B39

PERR*

P3_3V

B40

P3_3V

SERR*

B41

SERR*

P3_3V

B42

P3_3V

C_BE1*

B43

C_BE1*

AD14

B44

AD14

GND23

B45

GND23

AD12

B46

AD12

AD10

B47

AD10

GND24

B48

GND24

KEY

B49

KEY

AD08

B52

AD08

AD07

B53

AD07

P3_3V

B54

P3_3V

AD05

B55

AD05

AD03

B56

AD03

GND19

B57

GND19

AD01

B58

AD01

P5V_9

B59

P5V_9

ACK64*

B60

ACK64*

P5V_5

B61

P5V_5

P5V_7

B62

P5V_7

P_REQ<4..0>*

OUT

31 32 34 23

P_INTG*

OUT

32 34 23

P_INTE*

OUT

32 34 23

CK_P_33M_S1

IN

7 69

P_IRDY*

BI

23 31 32 34

P_DEVSEL*

BI

23 31 32 34

P_PLOCK*

BI

23 31 32 34

P_PERR*

OUT

23 31 32 34

P_SERR*

OUT

31 32 34 23

ACK64*

IN

32 31

PCI

RP8E2

1

2.7k

SM

8

REQ64A*

5% .063W

IC

PCI

RP8E2

7

2.7k

SM

2

5% .063W

IC

VCC3

VCC

+12V

-12V

VCC

VCC3

DESIGN NOTE:

PCI SLOT1 = PCI DEVICE #16
REQ/GNT PAIR = #0
IRQ MAP A : B : C : D
F : G : H : E

DRAWING

FAB_A.SCH.1.33
Mon Nov 18 13:50:24 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	33	4.0

D

C

B

A


D

C


B

A


PCI SLOT DECOUPLING





NOTE
PLOCK, PSTOP, PTRDY, PIRDY,
PFRAME, PPERR MAY NEED
TO BE CHANGED TO A 3.3V PU



PCI PULL-UPS



SPARE SECTIONS



[MODULE=ICH]

[PAGE_TITLE=ICH_PCI_TERMINATION]


DRAWING

FAB_A.SCH.1.34
Mon Nov 18 12:46:34 2002
DB45GFT FAB_A

DOCUMENT NUMBER
C23021

PAGE
34

REV
4.0



[PAGE_TITLE=SMBUS_ISOLATION]

DRAWING

FAB_A.SCH.1.35
Mon Nov 18 12:46:44 2002
DB45GFT FAB A

[LAST_MAKEPROJ: 10/3/2001 1:56:55 PM]

2

DOCUMENT NUMBER	PAGE	REV
C23021	35	4.0



[MOD_REV=0.35]

NOTE: CNR SPEC SAYS SMBUS CONTROLLER NOT POWERED BY 3V STBY

SMB ADDRESS: 1101110

WRITE DC

READ DD



DYNAMIC PRIMARY DOWN CONTROL
STUFF FOR SOFT AUDIO W/CNR

STUFF FOR SOFT AUDIO W/CNR

PLACE BY PIN 14 1

```
VCC3=V_3P3_STBY(~PRIDWNCNTRL)
```

```
AUD_LINK_RST*
IS DRIVEN BY
ICH4 ON
RESUME
WELL
```

NEXT FAB SHOULD HAVE
A 0 OHM RESISTOR BETWEEN
PIN 1 AND PIN 2 OF U9F1.

PIN 1 WOULD GO TO R9F3.
PIN 2 WOULD GO TO R9F4.
WITH A RESISTOR BETWEEN THEM.

STUFF FOR
CNR AND AUDIO

```
[MODULE=AUDIO]
```

[MODULE=AUDIO]

[SOLUTION=AUDIO/AUDIO]

[PAGE_TITLE=COMMUNICATION_NETWORK_RISER_&_DYNAMIC_PRIMARY_DOWN_CONTROL]
[MOD_PAGE=PAGE29] [MOD_REV=REV0_60C] [LAST_MAKEGOLD: 6/14/99 9:21:09am]

[MOD_PAGE=PAGE29] [MOD_REV=REV0_60C]

[LAST_MAKEGOLD: 6/14/99 9:21:09am]

DRAWING

FAB_A.SCH. 1.36
Mon Nov 18 12:46:52 2002
D845GET FAB_A

Mon Nov 18 12:46:52 2002

```

LAST_MAKEPROJ: 10/12/2001 1:56:56 PM

```

DOCUMENT NUMBER	1
-----------------	---


C23021

PAGE	
------	--

36

REV

4. ☒



D

C

B


A

D

C

B

A



DEFAULT
STUFFING
ADI 1981


AUDIO CODEC

SUPPORTS:
AD1885/86, AD1981,
CS4205, STAC9766


DRAWING
FAB_A.SCH.1.38
Mon Nov 18 12:47:11 2002
[PAGE_TITLE=STAC9708.CODEC] D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	38	4.0


KEEP CAPS AS CLOSE
AS POSSIBLE TO AC97
CODEC.



CODEC FILTER CAPS:
1981, 1885/86, 4205, 9766
AUDIO SUBMODULE 2



AUDIO SUBMODULE 5




	BP ONLY		SPDIF	BP LO	BP MIC
	FP-->BP				
HEADPHONE	STUFF B	STUFF C	F	EMPTY	STUFF
	EMPTY A, C	EMPTY A, B	G	STUFF	EMPTY
			H	EMPTY	110 OHM
LINEOUT	STUFF A	N/A	J	STUFF	EMPTY
	EMPTY B, C		K	75 OHM	10 OHM


NOTE:
ADD EMI CAPS

NOTE:
FP DONGLE MUST HAVE
MIC JACK RING SHUNT SPRING
TERMINAL CONNECTED
TO GND FOR PROPER
MIC SENSING OPERATION

AUDIO FRONT PANEL
PLACE NEAR AUDIO CIRCUIT



INTERNAL SPEAKER CIRCUIT



[PAGE_TITLE=AUIDO_FP]

DRAWING
FAB_A.SCH.1.43
Mon Nov 18 12:29:03 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	43	4.0

MIC JACK SENSE

NOTE:
FP DONGLE MUST HAVE
MIC JACK RING SHUNT SPRING
TERMINAL CONNECTED
TO GND FOR PROPER
MIC SENSING OPERATION

GPIO LOCATIONS:

NOT CONNECTED



4205: 43, 44, 41, 40, 39

1981: 16, 17 (ACTIVE HIGH)

9766: 43, 44



4291: NONE

1885/86: 47, 48





HEADPHONE JACK SENSE


NOTE:
TOP RESISTOR STUFF: 1981
MIDDLE RESISTOR STUFF: 9766/4205
BOTTOM RESISTOR STUFF: 1885/86



DEFUALT
STUFFING
ADI 1981



NOTE:
LAYOUT SHOULD GO FROM PIN 2 TO CAPS AND THEN THROUGH SEVERAL VIAS TO V_5P0_AUD_ANALOG



[PAGE_TITLE=AUDIO_VREG]

D

C

B













A

D

C

B

A




NOTE: #1
BIOS TO PROGRAM THESE
GPIO'S AS OUTPUTS

VCC3=53, 65, 93
GND=7, 31, 60, 76

DRAWING
FAB_A.SCH.1.46
Mon Nov 18 13:50:51 2002
D845GFT FAB_A

[PAGE_TITLE=SIO_LPC_47MXXX]




DRAWING

FAB_A.SCH.1.47
Mon Nov 18 13:51:00 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	47	4.0

COMPONENTS ARE DFM29



ATX DOUBLE-STACKED

DRAWING

DRAWING FAB_A.SCH.1.48
Mon Nov 18 13:51:09 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	48	4.0

D

D

C

C


B

B

A

A

COMPONENTS ARE DFM29





DRAWING

FAB_A.SCH.1.49
Mon Nov 18 12:29:58 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	49	4.0

COMPONENTS ARE DFM29

SERIAL PORT A



DRAWING





FAB_A.SCH.1.50
Mon Nov 18 12:30:07 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	50	4.0






GLUECHIP4

GLUE4 INPUTS




PIN	FUNCTION	TYPE
1	VREF3IN	3I
2	5VSB	PI
3	3VSB	PI
4	GP2_IN	3IU
5	GP1_INB	VCCP REF
6	GP1_INA	VCCP REF
9	CLK_IN	3I
10	SEL_33_66	3IU
12	PCIRST*	3I
14	AUD_EN	3IU
17	3V_DDCSCL	3IOD
18	5V_DDCSCL	5IOD
19	3V_DDCSDA	3IOD
20	5V_DDCSDA	5IOD
21	CPU_PRESENT*	3IU
22	SLP_S3*	3I
25	PRIMARY_HD*	5IU
26	SCSI*	5IU
27	SECONDARY_HD*	5IU
32	PWRGD_PS	5IU
33	FPRST*	5IU
36	SLP_S5*	3I
37	GRN_BLNK	3IU
38	YLW_BLNK	3IU
41	TEST_EN	5ID
45	VREF5IN	5I
46	MUTE_AUD*	3IU
49	HSYNCH_3V	3I
50	VSYNCH_3V	3I
53	VCCP_VREF	AI
54	STRAP	3IU
55	GP3_IN	5I



SCSI ACTIVITY LED



U2J1 GLUECHIP4 A12878-002



[PAGE_TITLE=GLUE4]


DRAWING

FAB_A, SCH. 1. 52
Mon Nov 18 12:30:26 2002
DB45GFT FAB A

DOCUMENT NUMBER C23021
PAGE 52
REV 4.0


CAD NOTE:
SOUTHEAST THERMAL ZONE SENSOR
PLACE BELOW DIMMS

CAD NOTE:
10MIL TRACE ON SE_ZONE_TDN AND _TDP



ALL STUFFED IF HECETA6
ALL EMPTY IF HECETA4

NOTE
FOR PHILLIPS H4 SMBUS ADDR ISSUE



ALL STUFFED IF HECETA4
ALL EMPTY IF HECETA6

HARDWARE MANAGEMENT: HECETA†

DRAWING


FAB_A.SCH.1.53


Mon Nov 18 13:51:27 2002
D845GFT FAB_A

[PAGE_TITLE=HECETA]

ROOM=HWM_HECETA4
BOM=HWM_HECETA4

DOCUMENT NUMBER	PAGE	REV
C23021	53	4.0






[PAGE_TITLE=STD_FRONT_PANEL_HDR]


CPU ALWAYS-ON FAN

(PLACE BELOW/RIGHT CPU SOCKET)



REAR CHASSIS FAN

(PLACE ABOVE/RIGHT CPU SOCKET)



FRONT CHASSIS FAN

(PLACE LOWER LEFT CORNER OF PLATFORM)

[PAGE_TITLE=FAN_CONTROL]


DRAWING

FAB_A.SCH.1.57
Mon Nov 18 13:52:04 2002
D845GFT FAB_A




DOCUMENT NUMBER	PAGE	REV
C23021	57	4.0

1. 25V DDR

ROOM=DCL_DDR_VR



[PAGE_TITLE=2P5_VREG]



STANDARD POWER CONNECTOR

DRAWING FAB_A.SCH.1.60
Mon Nov 18 13:52:30 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	60	4.0

D

C

B


A

D

C



B

A




THROUGH-HOLE
CAD NOTE: DO NOT PLACE BATTERY NEAR
MOUNTING HOLES; GROUND OR VIAS


USB/PS2 WAKE	A & B	C & D
S3 ONLY	STUFF	EMPTY
S3, S4, S5	EMPTY	STUFF



NOTE:
GLUE4 HAS OD OUTPUT.
PULLUP ON GLUE4 PAGE
PROVIDES BASE CURRENT.



PCI VAUX




DRAWING

WAKE ON USB & PS2

FAB_A.SCH. 1.62
Mon Nov 18 13:52:48 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	62	4.0



D

C

B

A


D

C

B

A

VREG_DCPL_BULK



[PAGE_TITLE=VREG]

ROOM=DCPL_BULK
BOM=VREG_DCPL_BULK


DRAWING

FAB_A.SCH.1.64
Mon Nov 18 13:52:58 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	64	4.0

ROOM=DCL_DDR_DCPL

DDR 2P5_SM DECOUPLING




DRAWING

FAB_A.SCH. 1.65
Mon Nov 18 13:53:07 2002
D845GFT FAB_A

DOCUMENT NUMBER
C23021

PAGE
65

REV
4.0




[PAGE_TITLE=1.5_VREG]

DRAWING

FAB_A.SCH.1.66
Mon Nov 18 13:53:17 2002
D845GFT FAB_A


DOCUMENT NUMBER	PAGE	REV
C23021	66	4.0




[PAGE_TITLE=DECOUPLING]

ROOM = DCL_CORE_CPU_VREG

69 67 IN VCCP






NOTE: PLACE THESE NORTH OF THE CPU SOCKET



NOTE: PLACE THESE IN THE CAVITY OF THE CPU SOCKET






NOTE: PLACE THESE SOUTH OF THE CPU SOCKET



VREG_12V_FILTERED

OUT 67

VREG_12V_POWER OUT 69 57 67 74



VCC3




CAPACITORS

[PAGE_TITLE=CPU_VREG]

DRAWING FAB_A.SCH. 1.68
Mon Nov 18 12:32:53 2002
D845GFT FAB_A

DOCUMENT NUMBER C23021
PAGE 68
REV 4.0

ROOM=DCL_TRACK_SPLIT




DRAWING FAB_A.SCH.1.69
Mon Nov 18 13:56:16 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	69	4.0

[MODULE=CORES]

CR-708		7	6	5	4	3	2		1		
D											
C											
B											
A											
DEBUG PAGES											
DRAWING						FAB_A.SCH.1.70		DOCUMENT NUMBER		PAGE	REV
Mon Nov 18 12:47:56 2002						D845GFT FAB_A		C23021		70	4.0
[DONOR_REV=1.02/page74][MODULE=VREG]		[PROJ_REV=2.00/page70]		[SOLUTION=SOCKET_423/ATX-50AMP-TEHAMA2]		[PAGE_TITLE=VREG_VCCP_CAP_DECOUPLING]		[LAST_MAKEPROJ: 10/3/2001 1:57:13 PM]		2	1
[DONOR_PROJ=NBVV_DDR--1130]		[PROJ_NAME=_G_DDR--1164]		[MODULE=VREG]		[MOD_PAGE=PAGE3]		[MOD_REV=REV0_2D]		[LAST_MAKEGOLD: 6/16/99 11:24:12am]	

ITP 700FLEX CONNECTOR



0 OHM AND 51 OHM RESISTOR FOR H_CPURST* ALWAYS
NEEDS TO BE STUFF FOR SIGNAL TEMINATION


CAD NOTE: ROUTE H_TCK FROM THE TCK PIN OF THE CONNECTOR
TO THE PROCESSOR PIN. FBO LENGTH = TCK + BPM LENGTHS TO CPU.
SEE ROUTING GUIDELINES FOR LENGTH MATCHING REQUIREMENTS

CAN THE ITP HANDLE A
5VSB PULLUP ON DBR





DRAWING
FAB_A.SCH.1.71
Mon Nov 18 13:55:25 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	71	4.0

DEBUG HOOKS MOON ISA



J8B3/J8C1	PCI SLOT 2 MODE
1-2	MOON ISA
2-3	PCI (DEFAULT)








[PAGE_TITLE=MOON_ISA]

DRAWING



FAB_A.SCH. 1.72
Mon Nov 18 12:33:26 2002
D845GFT FAB_A

DOCUMENT NUMBER	PAGE	REV
C23021	72	4.0

CR-73 8		7	6	5	4	3	[FULL_ID=1164-79-16545] [PAGE_INFO_ID=16545] [TOWNED_BY=DEJ] 2		[MODULE_ID=128-19-14100] [DONOR_ID=1130-76-15278] 1		
D											D
C											C
INTENTIONALLY LEFT BLANK											
B											B
A											A
[PAGE_TITLE=BACKSIDE]						DRAWING		FAB_A.SCH.1.73			
						Mon Nov 25 12:50:15 2002		D845GFT FAB_A			
[DONOR_REV=1.02/page73] [DONOR_PROJ=NBVV_DDR--1130]		[PROJ_REV=2.00/page73] [PROJ_NAME=_G_DDR--1164]		[MODULE=NONE]		6	5	4	[LAST_MAKEPROJ: 10/13/2001 1:57:14 PM]		3
							2	1			
								DOCUMENT NUMBER C23021		PAGE 73	REV 4.0



DEBUG/EV FEATURE: RED WARNING LED ON CPU 12V CONNECTOR




DESIGN NOTE: VID JUMPER FUNCTION

	JUMPER POSITION	
EV CARD?	1-2	2-3
YES	AVOID	FORCE 0
NO	CPU DRIVES	FORCE 0

VID4	VID3	VID2	VID1	VID0	VOLTAGE
1	1	1	1	1	OFF
1	1	1	0	1	1.1
1	1	1	0	0	1.125
1	1	1	0	1	1.175
1	1	0	1	0	1.2
1	1	0	0	1	1.225
1	1	0	0	0	1.25
1	0	1	1	1	1.275
1	0	1	1	0	1.3
1	0	1	0	1	1.325
1	0	1	0	0	1.35
1	0	0	1	1	1.375
1	0	0	1	0	1.4
1	0	0	0	1	1.425
1	0	0	0	0	1.45
0	1	1	1	1	1.475
0	1	1	1	0	1.5
0	1	1	0	1	1.525
0	1	1	0	0	1.55
0	1	0	1	1	1.575
0	1	0	1	0	1.6
0	1	0	0	1	1.625
0	1	0	0	0	1.65
0	0	1	1	1	1.675
0	0	1	1	0	1.7
0	0	1	0	1	1.725
0	0	1	0	0	1.75
0	0	0	1	1	1.775
0	0	0	1	0	1.8
0	0	0	0	1	1.825
0	0	0	0	0	1.85


DRAWING
FAB_A.SCH.1.74
Mon Nov 18 13:56:44 2002
DB45GFT FAB_A




BLANK PART NUMBER: 3.3V COMPATIBLE (IPN XXXXXX-XXX)
PROGRAM FILE FROM D.E.SUBMITTED TO VENDOR
PROGRAM PART NUMBER & PLD-FA: A38794-001

EPM7032AETC44-10
44 PIN TQFP


U9J1
EPM7032 A38794-001




IC
VCC(PQFP)=9, 17, 29, 41
GND(PQFP)=4, 16, 24, 36
NC(PQFP)=45
VCC=VCC3(~PORT80DEC)



ALL RPACKS 240 OHMS



CAD NOTE: PLACE 1 EACH ON PINS 6 & 9 OF EACH DISPLAY



DEBUG/EV FEATURE: PORT 80 DECODER & DISPLAY

DRAWING

FAB_A.SCH.1.75
Mon Nov 18 13:56:54 2002
DB45GFT FAB_A

[PAGE_TITLE=LPC_DEBUG_PORT_80]

DOCUMENT NUMBER
C23021


PAGE
75

REV
4.0

DEBUG/EV FEATURE: HUBLINK LAI HEADER

NOTE: BACKSIDE PART 700000-450

PLACE AT MIDPOINT OF HUBLINK ROUTING




SOLDER MASK PADS: 5, 9, 13, 17, 21, 25, 27, 31, 35, 39, 43, 45
PINS ARE NOT ASSIGNED TP SIGNAL NAMES <PREVENTS TRACE CONNECTION>


DEBUG/EV FEATURE: TDR COUPONS




DEBUG/EV FEATURE: INVERTING LEVEL SHIFTERS ON FSB SIGNALS FOR DIAG LED'S




CAD NOTE:
PLACE UNDER DIMMS



CAD NOTE:
PLACE BY CPU




DEBUG/EV FEATURE: GMCH PILOT MODE STRAPS.




PILOT	GMCH PIN #
PILOT_8	Y8
PILOT_7	AA4
PILOT_6	W7
PILOT_5	AA5
PILOT_4	AA3
PILOT_3	Y4
PILOT_2	AA2
PILOT_1	Y2
PILOT_0	Y3


DEBUG/EV FEATURE: SMBUS LAI HEADER



CUSTOMER C PASSIVE BLEED CIRCUIT



DEBUG/EV FEATURE: BACKSIDE RESISTIVE TEST LOAD SITES



CAD NOTE: PLACE ON BACKSIDE, KEEP DP TRACE SHORT







DRAWING

FAB_A.SCH.1.76
Mon Nov 18 13:57:06 2002
D845GFT FAB_A

DOCUMENT NUMBER
C23021

PAGE
76

REV
4.0



[PAGE_TITLE=DEBUG_HEADERS]

DRAWING
FAB_A.SCH. 1.77
Mon Nov 18 12:34:45 2002
D845GFT FAB_A

DOCUMENT NUMBER
C23021
PAGE
77
REV
4.0